M. Dubois, H. G. Stratigopoulos, and S. Mir, Ternary Stimulus for Fully Digital Dynamic Testing of SC S? ADCs, 2012 IEEE 18th International Mixed-Signal, Sensors, and Systems Test Workshop, pp.5-10, 2012.
DOI : 10.1109/IMS3TW.2012.12

M. Dubois, H. G. Stratigopoulos, S. Mir, and M. J. Barragan, Evaluation of digital ternary stimuli for dynamic test of ?? ADCs, Very Large Scale Integration (VLSI-SoC), 2014 22nd International Conference on, pp.1-6, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01118108

M. Dubois, H. Stratigopoulos, and S. Mir, Hierarchical parametric test metrics estimation : A ?? converter BIST case study, Proc. IEEE International Conference on Computer Design, pp.78-83, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00471554

B. Dufort and G. W. Roberts, On-chip analog signal generation for mixed-signal built-in self-test, IEEE Journal of Solid-State Circuits, vol.34, issue.3, pp.318-348, 1999.
DOI : 10.1109/4.748183

H. C. Hong, A design-for-digital-testability circuit structure for ?? modulators, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1341-1350, 2007.

H. C. Hong and S. C. Liang, A Decorrelating Design-for-Digital-Testability Scheme for <formula formulatype="inline"><tex>$\Sigma{-}\Delta$</tex></formula> Modulators, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.56, issue.1, pp.60-73, 2009.
DOI : 10.1109/TCSI.2008.926986

H. C. Hong, S. C. Liang, and H. C. Song, A Cost Effective BIST Second-Order ??-?? Modulator, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp.1-6, 2008.
DOI : 10.1109/DDECS.2008.4538809

A. Lu, G. Roberts, and D. Johns, A high-quality analog oscillator using oversampling DA conversion techniques, Proc. IEEE International Symposium on Circuits and Systems, pp.1298-1301, 1993.

P. Malcovati, S. Brigati, F. Franscesconi, F. Maloberti, P. Cusinato et al., Behavioral modeling of switched-capacitor sigma-delta modulators, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.50, issue.3, pp.351-364, 2003.
DOI : 10.1109/TCSI.2003.808892

H. Mattes, S. Sattler, and C. Dworski, Controlled sine wave fitting for ADC test, 2004 International Conferce on Test, pp.963-971, 2004.
DOI : 10.1109/TEST.2004.1387361

S. Mir, L. Rolindez, C. Domigues, and L. Rufer, An implementation of memorybased on-chip analogue test signal generation, Proc. IEEE Asia and South Pacific Design Automation Conference, pp.663-668, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00012867

A. Mutlu and M. Rahman, Statistical methods for the estimation of process variation effects on circuit operation, IEEE Transactions on Electronics Packaging Manufacturing, vol.28, issue.4, pp.364-375, 2005.
DOI : 10.1109/TEPM.2005.856534

S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, 1997.
DOI : 10.1109/9780470544358

O. Oliaei, Thermal noise analysis of multi-input SC-integrators for delta-sigma modulator design, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.425-428, 2000.
DOI : 10.1109/ISCAS.2000.858779

C. K. Ong, K. T. Cheng, and L. C. Wang, A New Sigma???Delta Modulator Architecture for Testing Using Digital Stimulus, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, pp.206-213, 2004.
DOI : 10.1109/TCSI.2003.821305

L. Rolindez, S. Mir, J. L. Carbonero, D. Goguet, and N. Chouba, A stereo ?? ADC architecture with embedded SNDR self-test, Proc. IEEE International Test Conference, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00222053