A Parallel MCMC-Based MIMO Detector: VLSI Design and Algorithm

Abstract : Stochastic detection for multi-antenna (MIMO) systems promises communications performance close to max-log detection for certain SNR regimes, especially when the system iterates between detector and channel decoder following the Turbo Principle. In this work, we propose a parallel VLSI architecture for soft-input soft-output Markov chain Monte Carlo based stochastic MIMO detection. It features run-time adaptability to varying channel conditions, effectively allowing us to adjust the invested effort. Besides the details of our area-throughput efficient design, like the low-level algorithm and micro-architecture design, we also provide an extensive data set from our experiments regarding the detector’s communications performance and relate it to our VLSI implementation results. The provided data analysis highlights the architecture’s run-time adaptability and demonstrates how we can trade off throughput for improved communications performance.
Type de document :
Communication dans un congrès
Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.149-169, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_9〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01383734
Contributeur : Hal Ifip <>
Soumis le : mercredi 19 octobre 2016 - 10:47:34
Dernière modification le : jeudi 8 février 2018 - 16:20:02

Fichier

371768_1_En_9_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Dominik Auras, Uwe Deidersen, Rainer Leupers, Gerd Ascheid. A Parallel MCMC-Based MIMO Detector: VLSI Design and Algorithm. Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.149-169, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_9〉. 〈hal-01383734〉

Partager

Métriques

Consultations de la notice

61

Téléchargements de fichiers

5