D. Tse, Fundamentals of wireless communication, 2005.
DOI : 10.1017/CBO9780511807213

R. Gallager, Low-density parity-check codes. Information Theory, IRE Transactions on, vol.8, issue.1, pp.21-28, 1962.

D. J. Mackay and R. M. Neal, Near Shannon limit performance of low density parity check codes, Electronics Letters, vol.32, issue.18, pp.1645-1646, 1996.
DOI : 10.1049/el:19961141

C. Chow, L. S. Tsui, P. W. Leong, W. Luk, and S. J. Wilton, Dynamic voltage scaling for commercial FPGAs, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., pp.173-180, 2005.
DOI : 10.1109/FPT.2005.1568543

A. Darabiha, A. Carusone, and F. Kschischang, Power reduction techniques for ldpc decoders. Solid-State Circuits, IEEE Journal, vol.43, issue.8, pp.1835-1845, 2008.

L. Gammaitoni, P. Hänggi, P. Jung, and F. Marchesoni, Stochastic resonance, Reviews of Modern Physics, vol.70, issue.1, pp.223-287, 1998.
DOI : 10.1103/RevModPhys.70.223

N. Aymerich, S. Cotofana, and A. Rubio, Degradation Stochastic Resonance (DSR) in AD-AVG architectures, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO), pp.1-4, 2012.
DOI : 10.1109/NANO.2012.6321971

W. Wang, G. Choi, and K. Gunnam, Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels, 2009 22nd International Conference on VLSI Design, pp.51-56, 2009.
DOI : 10.1109/VLSI.Design.2009.68

X. Zhang, F. Cai, and C. J. Shi, Low-power LDPC decoding based on iteration prediction, 2012 IEEE International Symposium on Circuits and Systems, pp.3041-3044, 2012.
DOI : 10.1109/ISCAS.2012.6271960

Y. Ahn, J. Y. Park, and K. S. Chung, Dynamic voltage and frequency scaling scheme for an adaptive LDPC decoder using SNR estimation, EURASIP Journal on Wireless Communications and Networking, vol.2013, issue.1, pp.2013-255, 2013.
DOI : 10.1186/1687-1499-2011-48

E. Kim and N. Shanbhag, Energy-Efficient LDPC Decoders Based on Error-Resiliency, 2012 IEEE Workshop on Signal Processing Systems, pp.149-154, 2012.
DOI : 10.1109/SiPS.2012.60

J. Cho, N. Shanbhag, and W. Sung, Low-power implementation of a high-throughput ldpc decoder for ieee 802, 11n standard. In: Signal Processing Systems, pp.40-045, 2009.

T. Marconi, C. Spagnol, E. Popovici, and S. Cotofana, Towards energy effective LDPC decoding by exploiting channel noise variability, 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC), pp.1-6, 2014.
DOI : 10.1109/VLSI-SoC.2014.7004180

S. J. Johnson, Introducing low-density parity-check codes, Australia, 2006.

R. Tanner, A recursive approach to low complexity codes. Information Theory, IEEE Transactions on, vol.27, issue.5, pp.533-547, 1981.