T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms, 2009.

L. Davis, Handbook of Genetic Algorithms, van Nortand Reinhold, 1991.

J. Dean and . Ghemawat, MapReduce, Communications of the ACM, vol.51, issue.1, pp.107-113, 2008.
DOI : 10.1145/1327452.1327492

J. H. Holland, Adaption in Natural and Artificial Systems, 1975.

X. Llorà, A. Verma, R. H. Campbell, and D. E. Goldberg, When Huge is Routine: Scaling Genetic Algorithms and Estimation of Distribution Algorithms via Data-Intensive Computing , In: Parallel and Distributed Computational Intelligence, pp.11-41, 2010.

D. Logof?tu and R. Drechsler, Efficient Evolutionary Approaches for the Data Ordering Problem with Inversion, Proceedings of the 3 rd European Workshop on Hardware Optimisation Techniques (EvoHOT), pp.320-331, 2006.
DOI : 10.1007/11732242_29

D. Logof?tu and M. Gruber, DNA Sequences Vectors and Their Ordering, AIP Conference Proceedings, pp.3-11, 2008.
DOI : 10.1063/1.3130630

D. Logof?tu, Grundlegende Algorithmen mit Java, pp.65-98, 2008.
DOI : 10.1007/978-3-8348-2355-7

D. Logof?tu and D. Dumitrescu, Parallel Evolutionary Approach of Compaction Problem Using MapReduce, Proceedings of 11th International Conference on Parallel Problem Solving from Nature (PPSN(2) 2010), pp.361-370, 2010.
DOI : 10.1007/978-3-642-15871-1_37

D. Micheli and G. , Synthesis and Optimisation of Digital Circuits, 1994.

R. Murgai, M. Fujita, and S. C. Krishnan, Data Sequencing for Minimum-transition Transmission, IFIP Int'l Conf on VLSI, 1997.
DOI : 10.1007/978-0-387-35311-1_30

R. Murgai, M. Fujita, and A. Oliveira, Using complementation and resequencing to minimize transitions, Proceedings of the 35th annual conference on Design automation conference , DAC '98, pp.694-697, 1998.
DOI : 10.1145/277044.277219

I. M. Oliver, D. J. Smith, and J. R. Holland, A Study of Permutation Crossover Operators on the Traveling Salesman Problem, In: Int'l Conference on Genetic Algorithms, pp.384-390, 1994.

W. Shen, J. Lin, and F. Wang, Transistor reordering rules for power reduction in CMOS gates, Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM) , ASP-DAC '95, pp.1-6, 1995.
DOI : 10.1145/224818.224825

P. P. Sotiriadis and A. Chandrakasan, Low Power Bus Coding Techniques Considering Interwire Capacitances, Proc. of IEEE Conf. On Custom Integrated Circuits, pp.507-510, 2000.

M. R. Stan and W. P. Burleson, Bus-invert coding for low-power I/O, IEEE Tr. On VLSI Systems, pp.49-58, 1995.
DOI : 10.1109/92.365453

M. R. Stan and W. P. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.5, issue.4, pp.444-455, 1997.
DOI : 10.1109/92.645071