Natural Interpretation of UML/MARTE Diagrams for System Requirements Specification

Abstract : To verify embedded systems early in the design stages, we need formal ways to requirements specification which can be as close as possible to natural language interpretation, away from the lower ESL/RTL levels. This paper proposes to contribute to the FSL (Formal Specification Level) by specifying natural language requirements graphically in the form of temporal patterns. Standard modeling artifacts like UML and MARTE are used to provide formal semantics of these graphical models allowing to eliminate ambiguity in specifications and automatic design verification at different abstraction levels using these patterns.
Type de document :
Communication dans un congrès
2016 11th IEEE Symposium on Industrial Embedded Systems (SIES) , May 2016, Krakow, Poland. IEEE, pp.193-198, 2016, <http://sies2016.org/>. <10.1109/SIES.2016.7509429>
Liste complète des métadonnées


https://hal.inria.fr/hal-01394665
Contributeur : Frédéric Mallet <>
Soumis le : mercredi 21 décembre 2016 - 17:50:28
Dernière modification le : mercredi 4 janvier 2017 - 01:11:33
Document(s) archivé(s) le : lundi 20 mars 2017 - 21:34:07

Fichier

sies-reviewed-paper.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Aamir Mehmood Khan, Frédéric Mallet, Rashid Muhammad. Natural Interpretation of UML/MARTE Diagrams for System Requirements Specification. 2016 11th IEEE Symposium on Industrial Embedded Systems (SIES) , May 2016, Krakow, Poland. IEEE, pp.193-198, 2016, <http://sies2016.org/>. <10.1109/SIES.2016.7509429>. <hal-01394665>

Partager

Métriques

Consultations de
la notice

36

Téléchargements du document

11