| HAL-Inria | Publications, software ... of Inria's scientists |
Conference papers
An SMT-Based Approach to the Formal Analysis of MARTE/CCSL
Abstract : MARTE (abbreviated for Modeling and Analysis of Real-Time and Embedded systems) is a UML profile which provides a general
modeling framework to design and analyze real-time embedded systems. CCSL (abbreviated for Clock Constraint Specification Language) is a
formal language companion to MARTE, used to specify the constraints between the occurrences of events in real-time embedded systems. Many approaches have been proposed to the formal analysis of CCSL such as simulation and model checking. We propose in this paper an SMT-based approach to the formal analysis of CCSL. It is well-known that the SMT-based approach can effectively overcome the state-explosion problem for model checking, and can also be used for theorem proving. The latter feature allows us to prove the invalidity of CCSL constraints, which most of the existing approaches lack. We implement the proposed approach in a prototype tool clyzer on top of K framework and use Z3 as the
underlying SMT solver.
Cited literature [14 references]
https://hal.inria.fr/hal-01394677
Contributor : Frédéric Mallet Connect in order to contact the contributor
Submitted on : Wednesday, December 21, 2016 - 5:37:58 PM
Last modification on : Friday, January 21, 2022 - 3:16:45 AM
Long-term archiving on: : Tuesday, March 21, 2017 - 12:08:47 PM
Contributor : Frédéric Mallet Connect in order to contact the contributor
Submitted on : Wednesday, December 21, 2016 - 5:37:58 PM
Last modification on : Friday, January 21, 2022 - 3:16:45 AM
Long-term archiving on: : Tuesday, March 21, 2017 - 12:08:47 PM
File
ICFEM2016_authorfile.pdf
Files produced by the author(s)