C. André, A. Cuccuru, and J. L. Dekeyser, MARTE: a New OMG Profile RFP for the Modeling and Analysis of Real-Time Embedded systems, Proceedings of the 2nd UML-SoC Workshop, 2005.

E. M. Clarke, O. Grumberg, and D. A. Peled, Model checking, 2001.

E. Ebeid, F. Fummi, and D. Quaglia, HDL code generation from UML/MARTE sequence diagrams for verification and synthesis, Design Automation for Embedded Systems, vol.26, issue.4, pp.277-299, 2015.
DOI : 10.1007/s10617-014-9158-1

C. Ellison and G. Ro¸suro¸su, An executable formal semantics of C with applications, Proceedings of the 39th POPL, pp.533-544, 2012.

P. Feiler and J. Hansson, Flow latency analysis with the architecture analysis and design language (AADL), 2007.

R. Gascon, F. Mallet, and J. Deantoni, Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning, pp.141-148, 2011.
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738

L. Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, vol.21, issue.7, pp.558-565, 1978.
DOI : 10.1145/359545.359563

F. Mallet and C. André, On the Semantics of UML/MARTE Clock Constraints, 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.305-312, 2009.
DOI : 10.1109/ISORC.2009.27
URL : https://hal.archives-ouvertes.fr/inria-00383279

F. Mallet and R. De-simone, Correctness issues on MARTE/CCSL constraints, Science of Computer Programming, vol.106, pp.78-92, 2015.
DOI : 10.1016/j.scico.2015.03.001
URL : https://hal.archives-ouvertes.fr/hal-01257978

L. M. De-moura and N. Bjørner, Z3: An Efficient SMT Solver, Proceedings of the 14th TACAS, pp.337-340, 2008.
DOI : 10.1007/978-3-540-78800-3_24

G. Ro¸suro¸su and T. F. , An overview of the K semantic framework, The Journal of Logic and Algebraic Programming, vol.79, issue.6, pp.397-434, 2010.
DOI : 10.1016/j.jlap.2010.03.012

J. Suryadevara, C. C. Seceleanu, and F. Mallet, Verifying MARTE/CCSL Mode Behaviors Using UPPAAL, Proceedings of the 11th SEFM, pp.1-15, 2013.
DOI : 10.1007/978-3-642-40561-7_1
URL : https://hal.archives-ouvertes.fr/hal-00866477

L. Yin, F. Mallet, and J. Liu, Verification of MARTE/CCSL Time Requirements in Promela/SPIN, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, pp.65-74, 2011.
DOI : 10.1109/ICECCS.2011.14
URL : https://hal.archives-ouvertes.fr/hal-00650621

M. Zhang and F. Mallet, An Executable Semantics of Clock Constraint Specification Language and Its Applications, Proceedings of the 4th FTSCS. CCIS, pp.37-51, 2015.
DOI : 10.1007/978-3-319-29510-7_2
URL : https://hal.archives-ouvertes.fr/hal-01353824