HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Efficient DVFS to Prevent Hard Faults for Many-Core Architectures

Abstract : Dynamic Voltage and Frequency Scaling (DVFS) is a widely-used and efficient technology for Dynamic Power management (DPM). To avoid hard faults caused by voltage and frequency scaling, some overhead always be imposed on the performance of applications due to the latency of DVFS. Besides, on many-core architectures, the design of multiple voltage domains has made the latency of DVFS a much more significant issue. In this paper, we propose an efficient DVFS scheme to prevent hard faults, meanwhile eliminating the impact of latency of DVFS as possible. The main idea is applying Retroactive Frequency Scaling (RFS) where the latency of DVFS might be introduced. Based on the analysis, our approach is expected to achieve noticeable performance improvement on many-core architectures.
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download

Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Tuesday, November 15, 2016 - 4:08:54 PM
Last modification on : Tuesday, September 3, 2019 - 3:04:02 PM
Long-term archiving on: : Thursday, March 16, 2017 - 5:58:16 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Zhiquan Lai, Baokang Zhao, Jinshu Su. Efficient DVFS to Prevent Hard Faults for Many-Core Architectures. 2nd Information and Communication Technology - EurAsia Conference (ICT-EurAsia), Apr 2014, Bali, Indonesia. pp.674-679, ⟨10.1007/978-3-642-55032-4_69⟩. ⟨hal-01397285⟩



Record views


Files downloads