Acceleration of FMU Co-Simulation On Multi-core Architectures

Salah Eddine Saidi 1 Nicolas Pernet 1 Yves Sorel 2 Abir Ben Khaled 1
2 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : The design of cyber-physical systems is a complex process and relies on the simulation of the system behavior before its deployment. Co-simulation allows system designers to simulate a whole system composed of a number of interconnected subsystems. Traditionally, these models are modeled by experts of different fields using different tools, and then integrated into one environment to perform simulation at the system-level. This results in complex and heavy co-simulations and requires adequate solutions and tools in order to reduce the execution time. Unfortunately, most modeling tools perform only mono-core simulations and do not take advantage of the omnipresent multi-core processors. This paper addresses the problem of efficient parallelization of co-simulations. It presents a multi-core scheduling heuris-tic for parallelizing FMI-compliant models on multi-core processors. The limitations of this heuristic are highlighted and two solutions for dealing with them are presented. The obtained speed-up using each of these solutions is illustrated and discussed for further improvements .
Liste complète des métadonnées

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/hal-01400033
Contributor : Yves Sorel <>
Submitted on : Monday, November 21, 2016 - 1:04:08 PM
Last modification on : Thursday, February 7, 2019 - 4:02:15 PM
Document(s) archivé(s) le : Monday, March 20, 2017 - 5:57:50 PM

File

confModelica2016.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Salah Eddine Saidi, Nicolas Pernet, Yves Sorel, Abir Ben Khaled. Acceleration of FMU Co-Simulation On Multi-core Architectures. Japanese Modelica Conference, May 2016, Tokyo, Japan. pp.106 - 112, ⟨10.3384/ecp16124106⟩. ⟨hal-01400033⟩

Share

Metrics

Record views

507

Files downloads

289