Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs

Abstract : The massive multithreading architecture of General Purpose Graphic Processors Units (GPGPU) makes them ideal for data parallel computing. However, designing efficient GPGPU chips poses many challenges. One major hurdle is the interface to the external DRAM, particularly the buffers in the memory controllers (MCs), which is stressed heavily by the many concurrent memory accesses from the GPGPU. Previous approaches considered scheduling the memory requests in the memory buffers to reduce switching of memory rows. The problem is that the window of requests that can be considered for scheduling is too narrow and the memory controller is very complex, affecting the critical path. In view of the massive multithreading architecture of GPGPUs that can hide memory access latencies, we exploit in this paper the novel idea of rearranging the memory requests in the network-on-chip (NoC), called packet coalescing. To study the feasibility of this idea, we have designed an expanded NoC router that supports packet coalescing and evaluated its performance extensively. Evaluation results show that this NoC-assisted design strategy can improve the row buffer hit rate in the memory controllers. A comprehensive investigation of factors affecting the performance of coalescing is also conducted and reported.
Type de document :
Communication dans un congrès
Ching-Hsien Hsu; Xuanhua Shi; Valentina Salapura. 11th IFIP International Conference on Network and Parallel Computing (NPC), Sep 2014, Ilan, Taiwan. Springer, Lecture Notes in Computer Science, LNCS-8707, pp.169-180, 2014, Network and Parallel Computing. 〈10.1007/978-3-662-44917-2_15〉
Liste complète des métadonnées

Littérature citée [18 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01403077
Contributeur : Hal Ifip <>
Soumis le : vendredi 25 novembre 2016 - 14:28:52
Dernière modification le : vendredi 1 décembre 2017 - 01:10:04
Document(s) archivé(s) le : mardi 21 mars 2017 - 11:17:27

Fichier

978-3-662-44917-2_15_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Chien-Ting Chen, Yoshi Huang, Yuan-Ying Chang, Chiao-Yun Tu, Chung-Ta King, et al.. Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs. Ching-Hsien Hsu; Xuanhua Shi; Valentina Salapura. 11th IFIP International Conference on Network and Parallel Computing (NPC), Sep 2014, Ilan, Taiwan. Springer, Lecture Notes in Computer Science, LNCS-8707, pp.169-180, 2014, Network and Parallel Computing. 〈10.1007/978-3-662-44917-2_15〉. 〈hal-01403077〉

Partager

Métriques

Consultations de la notice

28

Téléchargements de fichiers

39