H. Bae and D. Mustafa, The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation, International Journal of Parallel Programming, vol.1, issue.3, pp.41-753, 2013.
DOI : 10.1007/s10766-012-0211-z

I. J. Sung, J. A. Stratton, and W. M. Hwu, Data Layout Transformation Exploiting Memory-level Parallelism in Structured Grid Many-core Applications, Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques. PACT, p.10, 2010.
DOI : 10.1145/1854273.1854336
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.186.615

A. Ramachandran and J. Vienne, Performance Evaluation of NAS Parallel Benchmarks on Intel Xeon Phi, 2013 42nd International Conference on Parallel Processing, pp.736-743, 2013.
DOI : 10.1109/ICPP.2013.87

D. F. Bacon, S. L. Graham, and O. J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys, vol.26, issue.4, pp.345-420, 1994.
DOI : 10.1145/197405.197406

O. Boyle, M. F. Knijnenburg, and P. M. , Non-singular Data Transformations: Definition , Validity and Applications, Proceedings of the 11th International Conference on Supercomputing. ICS '97, 1997.

B. Jang and P. Mistry, Data Transformations Enabling Loop Vectorization on Multithreaded Data Parallel Architectures, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, p.10, 2010.
DOI : 10.1145/1693453.1693510

D. H. Bailey and E. Barszcz, The NAS Parallel Benchmarks, The International Journal of Supercomputer Applications, 1991.

K. Kennedy and U. Kremer, Automatic data layout for distributed-memory machines, ACM Transactions on Programming Languages and Systems, vol.20, issue.4, pp.869-916, 1998.
DOI : 10.1145/291891.291901

S. Maleki and Y. Gao, An Evaluation of Vectorizing Compilers, 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011.
DOI : 10.1109/PACT.2011.68

S. Girbal and N. Vasilache, Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies, International Journal of Parallel Programming, vol.20, issue.1, pp.261-317, 2006.
DOI : 10.1007/s10766-006-0012-3
URL : https://hal.archives-ouvertes.fr/hal-01257288

R. University and C. , High Performance Fortran Language Specification, SIGPLAN Fortran Forum, vol.12, 1993.

T. Henretty and K. Stock, Data Layout Transformation for Stencil Computations on Short-Vector SIMD Architectures, Proceedings of the 20th International Conference on Compiler Construction, p.11, 2011.
DOI : 10.1007/978-3-540-71229-9_1

D. Majeti, R. Barik, J. Zhao, M. Grossman, and V. Sarkar, Compiler-Driven Data Layout Transformation for Heterogeneous Platforms, Euro-Par 2013: Parallel Processing Workshops, 2014.
DOI : 10.1007/978-3-642-54420-0_19

A. Sinkarovs and S. B. Scholz, Semantics-preserving data layout transformations for improved vectorisation, Proceedings of the 2nd ACM SIGPLAN workshop on Functional high-performance computing, FHPC '13, 2013.
DOI : 10.1145/2502323.2502332