C. Barrett, P. Fontaine, and C. Tinelli, The smt-lib standard version 2.6, 2010.
DOI : 10.1007/978-3-642-19583-9_2

C. Bastoul, A. Cohen, S. Girbal, S. Sharma, and O. Temam, Putting Polyhedral Loop Transformations to Work, Languages and Compilers for Parallel Computing, pp.209-225, 2003.
DOI : 10.1007/978-3-540-24644-2_14
URL : https://hal.archives-ouvertes.fr/inria-00071681

P. Bose, M. Martonosi, and D. Brooks, Modeling and analyzing cpu power and performance: Metrics, methods, and abstractions, Tutorial, ACM SIGMETRICS, 2001.

G. Bosilca, A. Bouteiller, A. Danalis, T. Herault, P. Lemarinier et al., DAGuE: A generic distributed DAG engine for High Performance Computing, Parallel Computing, vol.38, issue.1-2, pp.37-51, 2012.
DOI : 10.1016/j.parco.2011.10.003

A. Buttari, J. Langou, J. Kurzak, and J. Dongarra, A class of parallel tiled linear algebra algorithms for multicore architectures, Parallel Computing, vol.35, issue.1, pp.38-53, 2009.
DOI : 10.1016/j.parco.2008.10.002

B. D. De-dinechin, P. G. De-massas, G. Lager, C. Léger, B. Orgogozo et al., A Distributed Run-Time Environment for the Kalray MPPA??-256 Integrated Manycore Processor, Procedia Computer Science, vol.18, pp.1654-1663, 2013.
DOI : 10.1016/j.procs.2013.05.333

A. C. De-melo, The new linux'perf'tools, Slides from Linux Kongress, 2010.

N. Dhanwada, I. Lin, and V. Narayanan, A power estimation methodology for systemC transaction level models, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '05, pp.142-147, 2005.
DOI : 10.1145/1084834.1084874

B. Fischer, C. Cech, and H. Muhr, Power modeling and analysis in early design phases, Proceedings of the conference on Design European Design and Automation Association, p.197, 2014.
DOI : 10.7873/date2014.210

R. Gorcitz, E. Kofman, T. Carle, D. Potop-butucaru, and R. Simone, On the Scalability of Constraint Solving for Static/Off-Line Real-Time Scheduling, Formal Modeling and Analysis of Timed Systems, pp.108-123, 2015.
DOI : 10.1007/978-3-319-22975-1_8
URL : https://hal.archives-ouvertes.fr/hal-01179489

S. Holmbacka, E. Nogues, M. Pelcat, S. Lafond, and J. Lilius, Energy efficiency and performance management of parallel dataflow applications, Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, pp.1-8, 2014.
DOI : 10.1109/DASIP.2014.7115624
URL : https://hal.archives-ouvertes.fr/hal-01078573

H. Lebreton and P. Vivet, Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture, 2008 IEEE Computer Society Annual Symposium on VLSI, pp.463-466, 2008.
DOI : 10.1109/ISVLSI.2008.71

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

J. Millo, E. Kofman, and R. D. Simone, Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures, ACM Transactions on Embedded Computing Systems, vol.14, issue.3, p.46, 2015.
DOI : 10.1145/2700081
URL : https://hal.archives-ouvertes.fr/hal-01097315

S. Pop, A. Cohen, C. Bastoul, S. Girbal, G. Silber et al., Graphite: Polyhedral analyses and optimizations for gcc, Proceedings of the 2006 GCC Developers Summit, p.2006, 2006.

Y. Sorel, Syndex: System-level cad software for optimizing distributed real-time embedded systems, Journal ERCIM News, vol.59, pp.68-6931, 2004.

S. Stuijk, Predictable mapping of streaming applications on multiprocessors, 2007.

S. Stuijk, M. Geilen, and T. Basten, Sdf?3Sdf?3: Sdf for free, pp.276-278, 2006.
DOI : 10.1109/acsd.2006.23

W. Thies, M. Karczmarek, and S. Amarasinghe, StreamIt: A Language for Streaming Applications, Compiler Construction, pp.179-196, 2002.
DOI : 10.1007/3-540-45937-5_14
URL : http://cag.lcs.mit.edu/commit/papers/01/StreaMIT-TM-620.ps