Meta-programming and Multi-stage Programming for GPGPUs

Ian Masliah 1 Marc Baboulin 1 Joel Falcou 1
1 ParSys - LRI - Systèmes parallèles (LRI)
LRI - Laboratoire de Recherche en Informatique
Abstract : GPGPUs and other accelerators are becoming a mainstream asset for high-performance computing. Raising the programmability of such hardware is essential to enable users to discover, master and subsequently use accelerators in day-today simulations. Furthermore, tools for high-level programming of parallel architectures are becoming a great way to simplify the exploitation of such systems. For this reason, we have extended NT2 (Numerical Template Toolbox), a C++ scientific computing library which can generate code for SIMD and multi-threading systems in a transparent way. In this paper, we study how to introduce an accelerator-based programming model into this library to allow developers to reap the benefits of such an architecture from a simple, MATLAB like code. After a brief description of the NT2 framework, we explain how our accelerator programming model has been designed and integrated in a pure C++ library. We conclude by showing the applicability and performance of this tool on some practical applications.
Type de document :
Communication dans un congrès
10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC 2016), Sep 2016, Lyon, France. pp.369 - 376, 2016, 〈http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7774235〉. 〈10.1109/MCSoC.2016.49〉
Liste complète des métadonnées

Littérature citée [25 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01416797
Contributeur : Marc Baboulin <>
Soumis le : mercredi 14 décembre 2016 - 18:41:05
Dernière modification le : mardi 24 avril 2018 - 13:50:51
Document(s) archivé(s) le : mercredi 15 mars 2017 - 15:23:50

Fichier

atmg2016.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Citation

Ian Masliah, Marc Baboulin, Joel Falcou. Meta-programming and Multi-stage Programming for GPGPUs. 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC 2016), Sep 2016, Lyon, France. pp.369 - 376, 2016, 〈http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7774235〉. 〈10.1109/MCSoC.2016.49〉. 〈hal-01416797〉

Partager

Métriques

Consultations de la notice

284

Téléchargements de fichiers

43