C. Helmstetter and V. Joloboff, SimSoC: A SystemC TLM integrated ISS for full system simulation, APCCAS 2008, 2008 IEEE Asia Pacific Conference on Circuits and Systems, pp.1759-1762, 2008.
DOI : 10.1109/APCCAS.2008.4746381
URL : https://hal.archives-ouvertes.fr/hal-00777158

A. Pnueli, The temporal logic of programs, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977), pp.46-57, 1977.
DOI : 10.1109/SFCS.1977.32

E. M. Clarke, E. A. Emerson, and A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems, vol.8, issue.2, pp.244-263, 1986.
DOI : 10.1145/5397.5399

Y. S. Ramakrishna, P. M. Melliar-smith, L. E. Moser, L. K. Dillon, and G. Kutty, Interval logics and their decision procedures, Theoretical Computer Science, vol.166, issue.1-2, pp.1-47, 1996.
DOI : 10.1016/0304-3975(95)00254-5
URL : http://doi.org/10.1016/s0304-3975(96)80701-8

F. Balarin, J. Burch, L. Lavagno, Y. Watanabe, R. Passerone et al., Constraints specification at higher levels of abstraction, Sixth IEEE International High-Level Design Validation and Test Workshop, pp.129-133, 2001.
DOI : 10.1109/HLDVT.2001.972819

X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, Automatic trace analysis for logic of constraints, Proceedings of the 40th conference on Design automation , DAC '03, pp.460-465, 2003.
DOI : 10.1145/775832.775952

W. Hong, A. Viehl, N. Bannow, C. Kerstan, H. Post et al., Cult: A unified framework for tracing and logging c-based designs, System, Software, SoC and Silicon Debug Conference (S4D), pp.1-6, 2012.

D. Tabakov, G. Kamhi, M. Y. Vardi, and E. Singerman, A Temporal Language for SystemC, 2008 Formal Methods in Computer-Aided Design, pp.1-9, 2008.
DOI : 10.1109/FMCAD.2008.ECP.26
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.139.6838

M. Khlif, M. Shawky, and O. Tahan, CO-SImulation Trace Analysis (COSITA) tool for vehicle electronic architecture diagnosability analysis, 2010 IEEE Intelligent Vehicles Symposium, pp.572-578, 2010.
DOI : 10.1109/IVS.2010.5548045
URL : https://hal.archives-ouvertes.fr/hal-00528695

K. Bhargavan, C. A. Gunter, M. Kim, I. Lee, D. Obradovic et al., Verisim: formal analysis of network simulations, IEEE Transactions on Software Engineering, vol.28, issue.2, pp.129-145, 2002.
DOI : 10.1109/32.988495

M. Kim, M. Viswanathan, H. Ben-abdallah, S. Kannan, I. Lee et al., Formally specified monitoring of temporal properties, Real-Time Systems Proceedings of the 11th Euromicro Conference on, pp.114-122, 1999.

M. B. Dwyer, G. S. Avrunin, and J. C. Corbett, Patterns in property specifications for finitestate verification, Software Engineering Proceedings of the 1999 International Conference on, pp.411-420, 1999.

S. Konrad and B. H. Cheng, Real-time specification patterns, Proceedings of the 27th international conference on Software engineering, pp.372-381, 2005.
DOI : 10.1145/1062455.1062526

D. Eschweiler, M. Wagner, M. Geimer, A. Knüpfer, W. E. Nagel et al., Open trace format 2: The next generation of scalable trace formats and support libraries, PARCO, pp.481-490, 2011.

F. Mallet, J. Deantoni, C. André, and R. Simone, The clock constraint specification language for building timed causality models, Innovations in Systems and Software Engineering, pp.99-106, 2010.
DOI : 10.1007/s11334-009-0109-0
URL : https://hal.archives-ouvertes.fr/inria-00464894

M. Veanes, Applications of Symbolic Finite Automata, International Conference on Implementation and Application of Automata, pp.16-23, 2013.
DOI : 10.1007/978-3-642-39274-0_3

M. Veanes, P. Hooimeijer, B. Livshits, D. Molnar, and N. Bjorner, Symbolic finite state transducers, ACM SIGPLAN Notices, vol.47, issue.1, pp.137-150, 2012.
DOI : 10.1145/2103621.2103674