A. Dahan, D. Geist, L. Gluhovsky, D. Pidan, G. Shapir et al., Combining System Level Modeling with Assertion Based Verification, Sixth International Symposium on Quality of Electronic Design (ISQED'05), pp.310-315, 2005.
DOI : 10.1109/ISQED.2005.32

H. Foster, Assertion-Based Verification, Computer Aided Verification, pp.5-10, 2008.
DOI : 10.1201/b19569-23

M. Leucker and C. Schallhart, A brief account of runtime verification, The Journal of Logic and Algebraic Programming, vol.78, issue.5, pp.293-303, 2009.
DOI : 10.1016/j.jlap.2008.08.004

A. Pnueli, The temporal logic of programs, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977), pp.46-57, 1977.
DOI : 10.1109/SFCS.1977.32

F. Balarin, J. Burch, L. Lavagno, Y. Watanabe, R. Passerone et al., Constraints specification at higher levels of abstraction, Sixth IEEE International High-Level Design Validation and Test Workshop, p.129, 2001.
DOI : 10.1109/HLDVT.2001.972819

X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, Automatic trace analysis for logic of constraints, Proceedings of the 40th conference on Design automation , DAC '03, pp.460-465, 2003.
DOI : 10.1145/775832.775952

W. Hong, A. Viehl, N. Bannow, C. Kerstan, H. Post et al., Cult: A unified framework for tracing and logging c-based designs, System, Software, SoC and Silicon Debug Conference (S4D), pp.1-6, 2012.

D. Tabakov, G. Kamhi, M. Y. Vardi, and E. Singerman, A Temporal Language for SystemC, 2008 Formal Methods in Computer-Aided Design, pp.1-9, 2008.
DOI : 10.1109/FMCAD.2008.ECP.26
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.139.6838

M. Khlif, M. Shawky, and O. Tahan, CO-SImulation Trace Analysis (COSITA) tool for vehicle electronic architecture diagnosability analysis, 2010 IEEE Intelligent Vehicles Symposium, pp.572-578, 2010.
DOI : 10.1109/IVS.2010.5548045
URL : https://hal.archives-ouvertes.fr/hal-00528695

K. Bhargavan, C. Gunter, M. Kim, I. Lee, D. Obradovic et al., Verisim: formal analysis of network simulations, IEEE Transactions on Software Engineering, vol.28, issue.2, pp.129-145, 2002.
DOI : 10.1109/32.988495
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.100.5722

M. Kim, M. Viswanathan, H. Ben-abdallah, S. Kannan, I. Lee et al., Formally Specified Monitoring of Temporal Properties, 11th Euromicro Conference on Real-Time Systems, pp.114-122, 1999.

M. B. Dwyer, G. S. Avrunin, and J. C. Corbett, Patterns in property specifications for finite-state verification, Int. Conf. on Software Engineering, pp.411-420, 1999.

S. Konrad and B. H. Cheng, Real-time specification patterns, 27th Int. Conf. on Software Engineering, pp.372-381, 2005.
DOI : 10.1109/icse.2005.1553580

S. Some, R. Dssouli, and J. Vaucher, From scenarios to timed automata: building specifications from users requirements, Proceedings 1995 Asia Pacific Software Engineering Conference, pp.48-57, 1995.
DOI : 10.1109/APSEC.1995.496953
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.44.6073

W. Tsai, L. Yu, F. Zhu, and R. Paul, Rapid Embedded System Testing Using Verification Patterns, IEEE Software, vol.22, issue.4, pp.68-75, 2005.
DOI : 10.1109/MS.2005.103

A. M. Tokarnia and E. P. Cruz, Scenario patterns and trace-based temporal verification of reactive embedded systems [18] ´ A. Hegedüs, I. Ráth, and D. Varró, " Replaying execution trace models for dynamic modeling languages, Digital System Design (DSD), 2013 Euromicro Conference on, pp.734-741, 2012.

D. Eschweiler, M. Wagner, M. Geimer, A. Knüpfer, W. E. Nagel et al., Open trace format 2: The next generation of scalable trace formats and support libraries, PARCO, pp.481-490, 2011.

A. Hamou-lhadj and T. C. Lethbridge, A metamodel for the compact but lossless exchange of execution traces, Software & Systems Modeling, pp.77-98, 2012.
DOI : 10.1007/s10270-010-0180-x

F. Mallet, C. André, and R. De-simone, CCSL: specifying clock constraints with UML/Marte, Innovations in Systems and Software Engineering, pp.309-314, 2008.
DOI : 10.1007/s11334-008-0055-2
URL : https://hal.archives-ouvertes.fr/inria-00371371

R. Gascon, F. Mallet, and J. Deantoni, Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning, pp.141-148, 2011.
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738

J. Deantoni and F. Mallet, TimeSquare: Treat Your Models with Logical Time, 50th Int. Conf. on Objects, Models, Components, Patterns, TOOLS'12, pp.34-41, 2012.
DOI : 10.1007/978-3-642-30561-0_4
URL : https://hal.archives-ouvertes.fr/hal-00688590

C. Helmstetter and V. Joloboff, SimSoC: A SystemC TLM integrated ISS for full system simulation, APCCAS 2008, 2008 IEEE Asia Pacific Conference on Circuits and Systems, 2008.
DOI : 10.1109/APCCAS.2008.4746381
URL : https://hal.archives-ouvertes.fr/hal-00777158

R. Drechsler, M. Soeken, and R. Wille, Formal Specification Level, Forum on Specification and Design Languages, FDL'12, pp.53-58, 2012.
DOI : 10.1007/978-3-319-01418-0_3

C. André, Syntax and Semantics of the Clock Constraint Specification Language (CCSL), 2009.

D. Steinberg, F. Budinsky, E. Merks, and M. Paternostro, EMF: eclipse modeling framework. Pearson Education, 2008.

G. Van-noord and D. Gerdemann, Finite state transducers with predicates and identities, pp.263-286, 2001.

M. Veanes, P. Hooimeijer, B. Livshits, D. Molnar, and N. Bjorner, Symbolic finite state transducers, ACM SIGPLAN Notices, vol.47, issue.1, pp.137-150, 2012.
DOI : 10.1145/2103621.2103674