Skip to Main content Skip to Navigation
Conference papers

Superword Level Parallelism aware Word Length Optimization

Abstract : Many embedded processors do not support floating-point arithmetic in order to comply with strict cost and power consumption constraints. But, they generally provide support for SIMD as a mean to improve performance for little cost overhead. Achieving good performance when targeting such processors requires the use of fixed-point arithmetic and efficient exploitation of SIMD data-path. To reduce time-to-market, automatic SIMDization – such as superword level parallelism (SLP) extraction – and float-to-fixed-point conversion methodologies have been proposed. In this paper we show that applying these transformations independently is not efficient. We propose a SLP-aware word length optimization algorithm to jointly perform float-to-fixed-point conversion and SLP extraction. We implement the proposed approach in a source-to-source compiler framework and evaluate it on several embedded processors. Experimental results illustrate the validity of our approach.
Document type :
Conference papers
Complete list of metadatas

https://hal.inria.fr/hal-01425550
Contributor : Ali Hassan El Moussawi <>
Submitted on : Tuesday, January 3, 2017 - 5:15:15 PM
Last modification on : Wednesday, June 24, 2020 - 4:19:43 PM
Document(s) archivé(s) le : Tuesday, April 4, 2017 - 2:36:26 PM

File

main.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01425550, version 1

Citation

Ali Hassan El Moussawi, Steven Derrien. Superword Level Parallelism aware Word Length Optimization. Design, Automation & Test in Europe Conference & Exhibition (DATE 2017), Mar 2017, Lausanne, Switzerland. ⟨hal-01425550⟩

Share

Metrics

Record views

524

Files downloads

223