Hard Real Time and Mixed Time Criticality on Off-The-Shelf Embedded Multi-Cores - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

Hard Real Time and Mixed Time Criticality on Off-The-Shelf Embedded Multi-Cores

Résumé

The paper describes a pragmatic solution to the parallel execution of hard real-time tasks on off-the-shelf embedded multiprocessors. We propose a simple timing isolation protocol allowing computational tasks to communicate with hard real-time ones. Excellent parallel resource utilization can be achieved while preserving timing compositionality. An extension to a synchronous language enables the correct-by-construction compilation to efficient parallel code. We do not explicitly address certification issues at this stage, yet our approach is designed to enable full system certification at the highest safety standards, such as SIL 4 in IEC 61508 or DAL A in DO-178B.
Fichier principal
Vignette du fichier
main.pdf (435.25 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-01425887 , version 1 (03-01-2017)

Identifiants

  • HAL Id : hal-01425887 , version 1

Citer

Albert Cohen, Valentin Perrelle, Dumitru Potop-Butucaru, Marc Pouzet, Elie Soubiran, et al.. Hard Real Time and Mixed Time Criticality on Off-The-Shelf Embedded Multi-Cores. International Conference on Embedded and Real-Time Software and Systems (ERTS2), Jan 2016, Toulouse, France. ⟨hal-01425887⟩
636 Consultations
449 Téléchargements

Partager

Gmail Facebook X LinkedIn More