Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC

Abstract : The article considers the general synthesis technique of hierarchical tree structures on FPGA/SoC for binary comparators. Designing of first level comparators is given. The best hierarchical comparator structure for the specific FPGA/SoC family is found empirically by experimental researches. The offered method allows reducing an area from 5.3% to 43.0%, and for high bitwidth comparators (with an input word length 1024) by 2.225 times. In the conclusion additional opportunities of the offered method are marked, and main directions of further researches are presented.
Complete list of metadatas

https://hal.inria.fr/hal-01444482
Contributor : Hal Ifip <>
Submitted on : Tuesday, January 24, 2017 - 10:41:03 AM
Last modification on : Wednesday, January 25, 2017 - 1:04:03 AM
Long-term archiving on : Tuesday, April 25, 2017 - 6:07:54 PM

File

978-3-319-24369-6_32_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Valery Salauyou, Marek Gruszewski. Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC. 14th Computer Information Systems and Industrial Management (CISIM), Sep 2015, Warsaw, Poland. pp.386-396, ⟨10.1007/978-3-319-24369-6_32⟩. ⟨hal-01444482⟩

Share

Metrics

Record views

65

Files downloads

456