Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC

Abstract : The article considers the general synthesis technique of hierarchical tree structures on FPGA/SoC for binary comparators. Designing of first level comparators is given. The best hierarchical comparator structure for the specific FPGA/SoC family is found empirically by experimental researches. The offered method allows reducing an area from 5.3% to 43.0%, and for high bitwidth comparators (with an input word length 1024) by 2.225 times. In the conclusion additional opportunities of the offered method are marked, and main directions of further researches are presented.
Type de document :
Communication dans un congrès
Khalid Saeed; Władysław Homenda. 14th Computer Information Systems and Industrial Management (CISIM), Sep 2015, Warsaw, Poland. Springer, Lecture Notes in Computer Science, LNCS-9339, pp.386-396, 2015, Computer Information Systems and Industrial Management. 〈10.1007/978-3-319-24369-6_32〉
Liste complète des métadonnées

https://hal.inria.fr/hal-01444482
Contributeur : Hal Ifip <>
Soumis le : mardi 24 janvier 2017 - 10:41:03
Dernière modification le : mercredi 25 janvier 2017 - 01:04:03
Document(s) archivé(s) le : mardi 25 avril 2017 - 18:07:54

Fichier

978-3-319-24369-6_32_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Valery Salauyou, Marek Gruszewski. Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC. Khalid Saeed; Władysław Homenda. 14th Computer Information Systems and Industrial Management (CISIM), Sep 2015, Warsaw, Poland. Springer, Lecture Notes in Computer Science, LNCS-9339, pp.386-396, 2015, Computer Information Systems and Industrial Management. 〈10.1007/978-3-319-24369-6_32〉. 〈hal-01444482〉

Partager

Métriques

Consultations de la notice

24

Téléchargements de fichiers

175