Skip to Main content Skip to Navigation
New interface
Conference papers

CMOS Implementation of Threshold Gates with Hysteresis

Abstract : NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.
Document type :
Conference papers
Complete list of metadata

Cited literature [19 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Monday, February 6, 2017 - 10:33:14 AM
Last modification on : Thursday, March 5, 2020 - 5:40:31 PM
Long-term archiving on: : Sunday, May 7, 2017 - 12:47:48 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Farhad A. Parsan, Scott C. Smith. CMOS Implementation of Threshold Gates with Hysteresis. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.196-216, ⟨10.1007/978-3-642-45073-0_11⟩. ⟨hal-01456957⟩



Record views


Files downloads