P. A. Beerel, R. O. Ozdag, and M. Ferretti, A designer's guide to asynchronous VLSI, 2010.
DOI : 10.1017/CBO9780511674730

S. C. Smith and J. Di, Designing asynchronous circuits using NULL Convention Logic (NCL) Synthesis Lectures on Digital Circuits and Systems, 2009.

K. M. Fant, Logically Determined Design: Clockless System Design with NULL Convention Logic, 2005.
DOI : 10.1002/0471702897

M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, Asynchronous design using commercial HDL synthesis tools Advanced Research in Asynchronous Circ. and Syst, Proc. Sixth Int. Symp. on, pp.114-125, 2000.
DOI : 10.1109/async.2000.836983

J. Mccardle and D. Chester, Measuring an asynchronous processor's power and noise, Proc. Synopsys Users Group Conf. (SNUG). Synopsys, Mountain View, pp.66-70, 2001.

F. A. Parsan, W. K. Al-assadi, and S. C. Smith, Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits, VLSI) Syst., to be published
DOI : 10.1109/TVLSI.2012.2231889

M. Shams, J. C. Ebergen, and M. I. Elmasry, Modeling and comparing CMOS implementations of the C-element. Very Large Scale Integ. (VLSI) Syst, IEEE Trans. on, vol.6, pp.563-567, 1998.

G. E. Sobelman and K. Fant, CMOS circuit design of threshold gates with hysteresis, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), pp.61-64, 1998.
DOI : 10.1109/ISCAS.1998.706841

S. Yancey and S. C. Smith, A differential design for C-elements and NCL gates, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, pp.632-635, 2010.
DOI : 10.1109/MWSCAS.2010.5548905

F. A. Parsan and S. C. Smith, CMOS implementation of static threshold gates with hysteresis: A new approach. VLSI and System-on-Chip (VLSI-SoC), 2012 IEEE/IFIP 20th International Conference on, pp.41-45, 2012.

C. L. Seitz, System timing. Introduction to VLSI Systems, pp.218-262, 1980.

K. V. Berkel, Beware the isochronic fork, Integration, the VLSI Journal, vol.13, issue.2, pp.103-128, 1992.
DOI : 10.1016/0167-9260(92)90001-F

T. Verhoeff, Delay-insensitive codes ??? an overview, Distributed Computing, vol.1, issue.1, pp.1-8, 1988.
DOI : 10.1007/BF01788562
URL : http://repository.tue.nl/334109

D. E. Muller, Asynchronous logics and application to information processing, 1963.

M. Shams, J. C. Ebergen, and M. I. Elmasry, Optimizing CMOS implementations of the C-element, Proceedings International Conference on Computer Design VLSI in Computers and Processors, pp.700-705, 1997.
DOI : 10.1109/ICCD.1997.628941

F. A. Parsan and S. C. Smith, CMOS implementation comparison of NCL gates, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.394-397, 2012.
DOI : 10.1109/MWSCAS.2012.6292040

D. Li and P. Mazumder, On circuit techniques to improve noise immunity of CMOS dynamic logic. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.12, pp.910-925, 2004.

L. Heller, W. Griffin, J. Davis, and N. Thoma, Cascode voltage switch logic: A differential CMOS logic family. Solid-State Cir. Conf. Digest of Tech, Papers. IEEE Int, vol.XXVII, pp.16-17, 1984.
DOI : 10.1109/isscc.1984.1156629

S. C. Smith, R. F. Demara, J. S. Yuan, M. Hagedorn, and D. Ferguson, Delay-insensitive gate-level pipelining, Integration, the VLSI Journal, vol.30, issue.2, pp.103-131, 2001.
DOI : 10.1016/S0167-9260(01)00013-X
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.2108