I. Agi, P. J. Hurst, and K. W. Current, An image processing IC for backprojection and spatial histogramming in a pipelined array, IEEE Journal of Solid-State Circuits, vol.28, issue.3, pp.210-221, 1993.
DOI : 10.1109/4.209987

C. Srdjan, L. Miriam, E. Miller, and M. Trepanier, Parallel-Beam Backprojection: An FPGA Implementation Optimized for Medical Imaging, FPGA, 2002.

C. Chen, Z. Cho, and C. Wang, A fast implementation of the incremental backprojection algorithms for parallel beam geometries, IEEE Transactions on Nuclear Science, vol.43, issue.6, pp.3328-3334, 1996.
DOI : 10.1109/23.552746

Q. Zhu, E. L. Turnerz, C. R. Bergery, L. Pileggi, and F. Franchetti, Application- Specific Logic-in-Memory for Polar Format Synthetic Aperture Radar, IEEE Conference on High Performance Extreme Computing (HPEC), 2011.

Q. Zhu, C. R. Bergery, E. L. Turnerz, L. Pileggi, and F. Franchetti, Polar format synthetic aperture radar in energy efficient application-specific logic-in-memory, 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)
DOI : 10.1109/ICASSP.2012.6288189

D. Morris, V. Rovner, L. Pileggi, A. Strojwas, and K. Vaidyanathan, Enabling application-specific integrated circuits on limited pattern constructs, 2010 Symposium on VLSI Technology, 2010.
DOI : 10.1109/VLSIT.2010.5556202

D. Morris, K. Vaidyanathan, N. Lafferty, K. Lai, L. Liebmann et al., Design of embedded memory and logic based on pattern constructs, In: Symp. VLSI Technol- ogy, 2011.

M. C. Luiz, M. G. Felipe, C. A. Vladimir, and L. A. Claudio, Reconfigurable Hardware for Tomographic Processing, Proceedings. XI Brazilian Symposium on Integrated Circuit Design, pp.19-24, 1998.

B. Jang, D. Kaeli, S. Do, and H. Pien, Multi GPU Implementation of Iterative Tomographic Reconstruction Algorithm, International Symposium on BIOMEDICAL IMAGING (ISBI, pp.185-188, 2009.

H. Q. Yu, Memory Architecture for Data Intensive Image Processing Algorithms in Reconfigurable Hardware, 2003.

Z. H. Cho, C. M. Chen, and S. Y. Lee, Incremental algorithm-a new fast backprojection scheme for parallel beam geometries, IEEE Transactions on Medical Imaging, vol.9, issue.2, pp.207-217, 1990.
DOI : 10.1109/42.56333

Q. L. Zhu, K. Vaidyanathan, O. Shachamy, M. Horowitz, L. Pileggi et al., Design Automation Framework for Application-Specific Logic-in-Memory Blocks, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors, pp.125-132, 2012.
DOI : 10.1109/ASAP.2012.21

Y. Murachi, T. Kamino, J. Miyakoshi, H. Kawaguchi, and M. Yoshimoto, A Power- Efficient SRAM Core Architecture with Segmentation-Free and Rectangular Accessibility for Super-Parallel Video Processing, IEEE International Symposium on VLSI Design, Automation and Test, pp.63-66, 2008.

E. B. Hinkle, J. L. Sanz, A. K. Jain, and D. Petkovic, P3E: New life for projection-based image processing, Journal of Parallel and Distributed Computing, vol.4, issue.1, pp.45-78, 1987.
DOI : 10.1016/0743-7315(87)90008-6

O. Shacham, Chip multiprocessor generator: automatic generation of custom and heterogeneous compute platforms, 2011.