Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure

Abstract : A real-time trinocular stereo vision processor is proposed which combines a window matching architecture with a classification architecture. A pair wise segmented window matching for both the center-right and center-left image pairs as their scaled down image pairs is performed. The resulting cost functions are combined which results into nine different cost curves. A multi level hierarchical classifier is used to select the most promising disparity value. The classifier makes use of features provided by the calculated cost curves and the pixels’ spatial neighborhood information. Evaluation and classifier training has been performed using an indoor dataset. The system is prototyped on an FPGA board equipped with three CMOS cameras. Special care has been taken to reduce the latency and the memory footprint.
Type de document :
Communication dans un congrès
Andreas Burg; Ayse Coskun; Matthew Guthaus; Srinivas Katkoori; Ricardo Reis. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. Springer, IFIP Advances in Information and Communication Technology, AICT-418, pp.45-63, 2013, VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design. 〈10.1007/978-3-642-45073-0_3〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01456961
Contributeur : Hal Ifip <>
Soumis le : lundi 6 février 2017 - 10:33:36
Dernière modification le : vendredi 1 décembre 2017 - 01:16:00
Document(s) archivé(s) le : dimanche 7 mai 2017 - 12:48:44

Fichier

978-3-642-45073-0_3_Chapter.pd...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Andy Motten, Luc Claesen, Yun Pan. Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure. Andreas Burg; Ayse Coskun; Matthew Guthaus; Srinivas Katkoori; Ricardo Reis. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. Springer, IFIP Advances in Information and Communication Technology, AICT-418, pp.45-63, 2013, VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design. 〈10.1007/978-3-642-45073-0_3〉. 〈hal-01456961〉

Partager

Métriques

Consultations de la notice

41

Téléchargements de fichiers

28