Reducing Re-verification Effort by Requirement-Based Change Management

Abstract : Changes in parts of a safety critical system typically require the re-verification of the whole system design. In this paper we present a change management approach that contains the effects of a change within a region of the system. The approach guarantees to maintain the integrity of the system while performing changes. Our approach directly integrates verification and validation activities in the process. Furthermore, the propagation of changes is not based on the interfaces of the components and their interconnections, but exploits the knowledge of the behavior described by the requirements. This approach creates a much more precise set of affected system artifacts. In addition, we propose techniques to analyze the propagation of changes automatically based on formalized requirements and guide the selection of suitable compensation candidates.
Type de document :
Communication dans un congrès
Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.104-115, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_10〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01466666
Contributeur : Hal Ifip <>
Soumis le : lundi 13 février 2017 - 16:38:21
Dernière modification le : vendredi 1 décembre 2017 - 01:10:05
Document(s) archivé(s) le : dimanche 14 mai 2017 - 15:12:50

Fichier

978-3-642-38853-8_10_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Markus Oertel, Achim Rettberg. Reducing Re-verification Effort by Requirement-Based Change Management. Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.104-115, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_10〉. 〈hal-01466666〉

Partager

Métriques

Consultations de la notice

41

Téléchargements de fichiers

49