Automated Functional Verification of Application Specific Instruction-set Processors

Abstract : Nowadays highly competitive market of consumer electronics is very sensitive to the time it takes to introduce a new product. However, the ever-growing complexity of application specific instruction-set processors (ASIPs) which are inseparable parts of nowadays complex embedded systems makes this task even more challenging. In ASIPs, it is necessary to test and verify significantly bigger portion of logic, tricky timing behaviour or specific corner cases in a defined time schedule. As a consequence, the gap between the proposed verification plan and the quality of verification tasks is widening due to this time restriction. One way how to solve this issue is using faster, efficient and cost-effective methods of verification. The aim of this paper is to introduce an automated generation of SystemVerilog verification environments (testbenches) for verification of ASIPs. Results show that our approach reduces the time and effort needed for implementation of testbenches significantly and is robust enough to detect also well-hidden bugs.
Type de document :
Communication dans un congrès
Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.128-138, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_12〉
Liste complète des métadonnées

Littérature citée [5 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01466668
Contributeur : Hal Ifip <>
Soumis le : lundi 13 février 2017 - 16:38:25
Dernière modification le : vendredi 1 décembre 2017 - 01:09:40
Document(s) archivé(s) le : dimanche 14 mai 2017 - 15:05:55

Fichier

978-3-642-38853-8_12_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Marcela Šimková, Zdeněk Přikryl, Zdeněk Kotásek, Tomáš Hruška. Automated Functional Verification of Application Specific Instruction-set Processors. Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.128-138, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_12〉. 〈hal-01466668〉

Partager

Métriques

Consultations de la notice

41

Téléchargements de fichiers

45