A. Fauth, J. Van-praet, and M. Freericks, Describing instruction set processors using nML, Proceedings the European Design and Test Conference. ED&TC 1995, pp.503-507, 1995.
DOI : 10.1109/EDTC.1995.470354

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.3477

A. Hoffmann, H. Meyr, and R. Leupers, Architecture Exploration for Embedded Processors with LISA, 2002.
DOI : 10.1007/978-1-4757-4538-2

G. Martin, B. Bailey, and A. Piziali, ESL Design and Verification: A Prescription for Electronic System Level Methodology (Systems on Silicon), 2007.

P. Mishra and N. Dutt, Processor Description Languages, Systems on Silicon, vol.1, 2008.

R. Azevedo, The ArchC Architecture Description Language and Tools, International Journal of Parallel Programming, vol.33, issue.5, pp.453-484, 2005.
DOI : 10.1007/s10766-005-7301-0