R. Dömer, A. Gerstlauer, J. Peng, D. Shin, L. Cai et al., System-on-Chip Environment: A SpecC-Based Framework for Heterogeneous MPSoC Design, EURASIP Journal on Embedded Systems, vol.4, issue.2, 2008.
DOI : 10.1109/TVLSI.2007.915390

S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon et al., PeaCE, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.3, 2007.
DOI : 10.1145/1255456.1255461

URL : https://hal.archives-ouvertes.fr/hal-01274178

F. Gao and S. Sair, Long-term Performance Bottleneck Analysis and Prediction, 2006 International Conference on Computer Design, pp.3-9, 2006.
DOI : 10.1109/ICCD.2006.4380786

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Valle, P. G. Atienza, D. Magan, I. Flores, J. G. Perez et al., A complete multi-processor system-on-chip FPGA-based emulation framework, International Conference on Very Large Scale Integration, pp.140-145, 2006.

A. D. Pimentel, The Artemis workbench for system-level performance evaluation of embedded systems, International Journal of Embedded Systems, vol.3, issue.3, pp.181-196, 2008.
DOI : 10.1504/IJES.2008.020299

F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone et al., Metoropolis: An Integrated Electronic System Design Environment, Computer, 2003.
DOI : 10.1109/mc.2003.1193228

K. Ueda, K. Sakanushi, K. Takeuchi, and M. Imai, Architecture-level performance estimation method based on system-level profiling, Computers & Digital Techniques, pp.12-19, 2005.
DOI : 10.1049/ip-cdt:20045057

T. Wild, A. Herkersdorf, and G. Y. Lee, TAPES -Trace-based architecture performance evaluation with SystemC. Design Automation for Embedded Systems, pp.157-179, 2005.
DOI : 10.1007/s10617-006-9589-4

Y. Hara, H. Tomiyama, S. Honda, and H. Takada, Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis, Journal of Information Processing, vol.17, pp.242-254, 2009.
DOI : 10.2197/ipsjjip.17.242

S. Shibata, S. Honda, H. Tomiyama, and H. Takada, Advanced SystemBuilder: A tool set for multiprocessor design space exploration, 2010 International SoC Design Conference, pp.79-82, 2010.
DOI : 10.1109/SOCDC.2010.5682967

S. Shibata, Y. Ando, S. Honda, H. Tomiyama, and H. Takada, A Fast Performance Estimation Framework for System-Level Design Space Exploration, IPSJ Transactions on System LSI Design Methodology, vol.5, pp.44-55, 2012.
DOI : 10.2197/ipsjtsldm.5.44