Power Reduction in Embedded Systems Using a Design Methodology Based on Synchronous Finite State Machines

Abstract : To achieve the highest levels of power reduction, embedded systems must be conceived as low-power devices, since the early stages of the design process. The proposed Model-Based-Development process uses Synchronous Finite State Machines (SFSM) to model the behavior of low-power devices. This methodology is aimed at devices at the lower-end of the complexity spectrum, as long as the device behavior can be modeled as SFSM. The implementation requires a single timer to provide the SFSM clock. The energy reduction is obtained by changing the state of the processor to a low-power state, such as deep-sleep.The main contribution is the use of a methodology where energy consumption awareness is a concern from the early stages of the design cycle, and not an afterthought to the implementation phase.
Type de document :
Communication dans un congrès
Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.61-72, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_6〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01466694
Contributeur : Hal Ifip <>
Soumis le : lundi 13 février 2017 - 16:39:43
Dernière modification le : vendredi 1 décembre 2017 - 01:09:42
Document(s) archivé(s) le : dimanche 14 mai 2017 - 14:51:06

Fichier

978-3-642-38853-8_6_Chapter.pd...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Douglas Renaux, Fabiana Pöttker. Power Reduction in Embedded Systems Using a Design Methodology Based on Synchronous Finite State Machines. Gunar Schirner; Marcelo Götz; Achim Rettberg; Mauro C. Zanella; Franz J. Rammig. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. Springer, IFIP Advances in Information and Communication Technology, AICT-403, pp.61-72, 2013, Embedded Systems: Design, Analysis and Verification. 〈10.1007/978-3-642-38853-8_6〉. 〈hal-01466694〉

Partager

Métriques

Consultations de la notice

78

Téléchargements de fichiers

74