Requirements for and design of a processor with predictable timing, Design of Systems with Predictable Behaviour, 2004. ,
The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011. ,
DOI : 10.1145/2024716.2024718
A Hybrid Real-Time Scheduling Approach for Large-Scale Multicore Platforms, 19th Euromicro Conference on Real-Time Systems (ECRTS'07), pp.247-258, 2007. ,
DOI : 10.1109/ECRTS.2007.81
Multicore-aware code co-positioning to reduce wcet on dualcore processors with shared instruction caches, JCSE, vol.6, issue.1, pp.12-25, 2012. ,
An evaluation of dynamic, optimisation-based worst-case execution time analysis, Proceedings of the International Conference on Information Technology: Prospects and Challenges in the 21st Century, 2003. ,
Cache-aware scheduling and analysis for multicores, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.245-254, 2009. ,
DOI : 10.1145/1629335.1629369
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.154.9358
The mälardalen wcet benchmarks: Past, present and future, OASIcs-OpenAccess Series in Informatics, 2010. ,
Towards wcet analysis of multicore architectures using uppaal, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010. ,
Toward static timing analysis of parallel software, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl- Leibniz-Zentrum fuer Informatik, 2012. ,
MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp.4-7, 2001. ,
DOI : 10.1109/WWC.2001.990739
Worst-case execution time prediction by static program analysis, 18th International Parallel and Distributed Processing Symposium (IPDPS 2004, pp.26-30, 2004. ,
Meeting Real-Time Requirements with Multi-core Processors, Computer Safety, Reliability, and Security, pp.117-131, 2012. ,
DOI : 10.1007/978-3-642-33675-1_10
WCET Analysis of Modern Processors Using Multi-Criteria Optimisation, 2009 1st International Symposium on Search Based Software Engineering, pp.103-112, 2009. ,
DOI : 10.1109/SSBSE.2009.20
OpenMPBench-An Open-Source Benchmark for Multiprocessor Based Embedded Systems, 2010. ,
Timing analysis of concurrent programs running on shared cache multi-cores, Real-Time Systems, vol.69, issue.1???3, pp.638-680, 2012. ,
DOI : 10.1007/s11241-012-9160-2
Automatic wcet analysis of real-time parallel applications, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-01239727
A real-time Java chip-multiprocessor, ACM Transactions on Embedded Computing Systems, vol.10, issue.1, p.9, 2010. ,
DOI : 10.1145/1814539.1814548
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.7799
Integrated worst-case response time evaluation of multicore non-preemptive applications, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00787931
Wcet analysis of a parallel 3d multigrid solver executed on the merasa multi-core, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010. ,
Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, 28th IEEE International Real-Time Systems Symposium (RTSS 2007), pp.49-60, 2007. ,
DOI : 10.1109/RTSS.2007.24
Merasa: Multicore execution of hard real-time applications supporting analyzability, 2010. ,
A comparison of static analysis and evolutionary testing for the verification of timing constraints, Real-Time Systems, vol.21, issue.3, pp.241-268, 2001. ,
DOI : 10.1023/A:1011132221066
Testing real-time systems using genetic algorithms, Software Quality Control, vol.6, issue.2, pp.127-135, 1997. ,
DOI : 10.1023/A:1018551716639
The worst-case execution-time problemoverview of methods and survey of tools, ACM Transactions on Embedded Computing SystemsTECS), vol.7, issue.3, p.36, 2008. ,
Bounding worst-case execution time for multicore processors through model checking Work-in-Progress Session, Proc. 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS10), pp.17-20, 2010. ,
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, pp.80-89, 2008. ,
DOI : 10.1109/RTAS.2008.6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.521.4500
Predictable Parallel Programming Using PRET-C, 2010. ,
Programming and Timing Analysis of Parallel Programs on Multicores, 2013 13th International Conference on Application of Concurrency to System Design, pp.160-169, 2013. ,
DOI : 10.1109/ACSD.2013.19
URL : https://hal.archives-ouvertes.fr/hal-00842402
Accurately estimating worst-case execution time for multicore processors with shared direct-mapped instruction caches, Embedded and Real-Time Computing Systems and Applications, 2009. RTCSA'09. 15th IEEE International Conference on, pp.455-463, 2009. ,
DOI : 10.1109/rtcsa.2009.55