C. Berg, J. Engblom, and R. Wilhelm, Requirements for and design of a processor with predictable timing, Design of Systems with Predictable Behaviour, 2004.

N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi et al., The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011.
DOI : 10.1145/2024716.2024718

J. M. Calandrino, J. H. Anderson, and D. P. Baumberger, A Hybrid Real-Time Scheduling Approach for Large-Scale Multicore Platforms, 19th Euromicro Conference on Real-Time Systems (ECRTS'07), pp.247-258, 2007.
DOI : 10.1109/ECRTS.2007.81

Y. Ding and W. Zhang, Multicore-aware code co-positioning to reduce wcet on dualcore processors with shared instruction caches, JCSE, vol.6, issue.1, pp.12-25, 2012.

H. G. Gross, An evaluation of dynamic, optimisation-based worst-case execution time analysis, Proceedings of the International Conference on Information Technology: Prospects and Challenges in the 21st Century, 2003.

N. Guan, M. Stigge, W. Yi, and G. Yu, Cache-aware scheduling and analysis for multicores, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.245-254, 2009.
DOI : 10.1145/1629335.1629369

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The mälardalen wcet benchmarks: Past, present and future, OASIcs-OpenAccess Series in Informatics, 2010.

A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson, Towards wcet analysis of multicore architectures using uppaal, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010.

A. Gustavsson, J. Gustafsson, and B. Lisper, Toward static timing analysis of parallel software, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl- Leibniz-Zentrum fuer Informatik, 2012.

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge et al., MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp.4-7, 2001.
DOI : 10.1109/WWC.2001.990739

R. Heckmann and C. Ferdinand, Worst-case execution time prediction by static program analysis, 18th International Parallel and Distributed Processing Symposium (IPDPS 2004, pp.26-30, 2004.

D. Kästner, M. Schlickling, M. Pister, C. Cullmann, G. Gebhard et al., Meeting Real-Time Requirements with Multi-core Processors, Computer Safety, Reliability, and Security, pp.117-131, 2012.
DOI : 10.1007/978-3-642-33675-1_10

U. Khan and I. Bate, WCET Analysis of Modern Processors Using Multi-Criteria Optimisation, 2009 1st International Symposium on Search Based Software Engineering, pp.103-112, 2009.
DOI : 10.1109/SSBSE.2009.20

Y. Liang and S. M. Iqbal, OpenMPBench-An Open-Source Benchmark for Multiprocessor Based Embedded Systems, 2010.

Y. Liang, H. Ding, T. Mitra, A. Roychoudhury, Y. Li et al., Timing analysis of concurrent programs running on shared cache multi-cores, Real-Time Systems, vol.69, issue.1???3, pp.638-680, 2012.
DOI : 10.1007/s11241-012-9160-2

H. Ozaktas, C. Rochange, and P. Sainrat, Automatic wcet analysis of real-time parallel applications, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01239727

C. Pitter and M. Schoeberl, A real-time Java chip-multiprocessor, ACM Transactions on Embedded Computing Systems, vol.10, issue.1, p.9, 2010.
DOI : 10.1145/1814539.1814548

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Potop-butucaru and I. Puaut, Integrated worst-case response time evaluation of multicore non-preemptive applications, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00787931

C. Rochange, A. Bonenfant, P. Sainrat, M. Gerdes, J. Wolf et al., Wcet analysis of a parallel 3d multigrid solver executed on the merasa multi-core, OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010.

J. Rosen, A. Andrei, P. Eles, and Z. Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, 28th IEEE International Real-Time Systems Symposium (RTSS 2007), pp.49-60, 2007.
DOI : 10.1109/RTSS.2007.24

B. Supercomputing, Merasa: Multicore execution of hard real-time applications supporting analyzability, 2010.

J. Wegener and F. Mueller, A comparison of static analysis and evolutionary testing for the verification of timing constraints, Real-Time Systems, vol.21, issue.3, pp.241-268, 2001.
DOI : 10.1023/A:1011132221066

J. Wegener, H. Sthamer, B. F. Jones, and D. E. Eyres, Testing real-time systems using genetic algorithms, Software Quality Control, vol.6, issue.2, pp.127-135, 1997.
DOI : 10.1023/A:1018551716639

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problemoverview of methods and survey of tools, ACM Transactions on Embedded Computing SystemsTECS), vol.7, issue.3, p.36, 2008.

L. Wu and W. Zhang, Bounding worst-case execution time for multicore processors through model checking Work-in-Progress Session, Proc. 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS10), pp.17-20, 2010.

J. Yan and W. Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, pp.80-89, 2008.
DOI : 10.1109/RTAS.2008.6

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

E. Yip, P. S. Roop, and M. Biglari-abhari, Predictable Parallel Programming Using PRET-C, 2010.

E. Yip, P. S. Roop, M. Biglari-abhari, and A. Girault, Programming and Timing Analysis of Parallel Programs on Multicores, 2013 13th International Conference on Application of Concurrency to System Design, pp.160-169, 2013.
DOI : 10.1109/ACSD.2013.19

URL : https://hal.archives-ouvertes.fr/hal-00842402

W. Zhang and J. Yan, Accurately estimating worst-case execution time for multicore processors with shared direct-mapped instruction caches, Embedded and Real-Time Computing Systems and Applications, 2009. RTCSA'09. 15th IEEE International Conference on, pp.455-463, 2009.
DOI : 10.1109/rtcsa.2009.55