C. Alias, F. Baray, and A. Darte, Bee+Cl@k: An implementation of lattice-based array contraction in the source-to-source translator Rose, ACM Conf. on Languages, Compilers, and Tools for Embedded Systems (LCTES'07), 2007.

C. Alias, A. Darte, and A. Plesco, Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for FPGA, ACM SIGDA Intl. Conference on Design, Automation and Test in Europe (DATE'13), 2013.
DOI : 10.7873/date.2013.127

URL : https://hal.archives-ouvertes.fr/hal-00761477

C. Alias, B. Pasca, and A. Plesco, FPGA-specific synthesis of loop-nests with pipelined computational cores, Microprocessors and Microsystems, vol.36, issue.8, pp.606-619, 2012.
DOI : 10.1016/j.micpro.2012.06.009

URL : https://hal.archives-ouvertes.fr/inria-00606977

C. Alias and A. Plesco, Data-aware Process Networks, Research Report RR, vol.8735, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01158726

C. Bastoul, Efficient code generation for automatic parallelization and optimization, Second International Symposium on Parallel and Distributed Computing, 2003. Proceedings., pp.13-14, 2003.
DOI : 10.1109/ISPDC.2003.1267639

URL : http://www.lri.fr/~bastoul/research/papers/Bas03-ISPDC.pdf

F. Bayat, A. Tor, A. A. Johansen, and . Jalali, Combining Truncated Binary Search Tree and Direct Search for Flexible Piecewise Function Evaluation for Explicit MPC in Embedded Microcontrollers, IFAC Proceedings Volumes, pp.1332-1337, 2011.
DOI : 10.3182/20110828-6-IT-1002.00332

URL : http://www.itk.ntnu.no/ansatte/Johansen_Tor.Arne/IFACpaper.pdf

F. Bayat, T. A. Johansen, and A. Jalali, Using hash tables to manage the time-storage complexity in a point location problem: Application to explicit model predictive control, Automatica, vol.47, issue.3, pp.571-577, 2011.
DOI : 10.1016/j.automatica.2011.01.009

F. Bayat, T. A. Johansen, and A. Jalali, Flexible Piecewise Function Evaluation Methods Based on Truncated Binary Search Trees and Lattice Representation in Explicit MPC, IEEE Transactions on Control Systems Technology, vol.20, issue.3, pp.632-640, 2012.
DOI : 10.1109/TCST.2011.2141134

A. Bemporad, M. Morari, V. Dua, and E. N. Pistikopoulos, The explicit linear quadratic regulator for constrained systems, Automatica, vol.38, issue.1, pp.3-20, 2002.
DOI : 10.1016/S0005-1098(01)00174-1

M. Blott, Reconfigurable future for HPC, 2016 International Conference on High Performance Computing & Simulation (HPCS), pp.130-131, 2016.
DOI : 10.1109/HPCSim.2016.7568326

U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, Proceedings of the ACM SIGPLAN 2008 Conference on Programming Language Design and Implementation, pp.101-113, 2008.
DOI : 10.1145/1379022.1375595

URL : http://www.cse.ohio-state.edu/~bondhugu/publications/uday-pldi08.pdf

P. Boulet and P. Feautrier, Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), pp.4-9, 1998.
DOI : 10.1109/PACT.1998.727127

URL : https://hal.archives-ouvertes.fr/inria-00564990

P. Clauss, Counting solutions to linear and nonlinear constraints through ehrhart polynomials: Applications to analyze and transform scientific programs, Proceedings of the 10th international conference on Supercomputing, ICS 1996, pp.278-285, 1996.
DOI : 10.1145/237578.237617

URL : https://hal.archives-ouvertes.fr/hal-01100306

S. Derrien, A. Turjan, C. Zissulescu, B. Kienhuis, and E. F. Deprettere, Deriving efficient control in Process Networks with Compaan/Laura, International Journal of Embedded Systems, vol.3, issue.3, pp.170-180, 2008.
DOI : 10.1504/IJES.2008.020298

URL : http://www.irisa.fr/cosi/HOMEPAGE/Derrien/publi/ijes_final.pdf

P. Feautrier, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, pp.23-53, 1991.
DOI : 10.1145/360827.360844

URL : http://www.prism.uvsq.fr/public/paf/dataflow.ps

P. Feautrier, Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time, International Journal of Parallel Programming, vol.2, issue.4, pp.389-420, 1992.
DOI : 10.1007/BF01379404

P. Feautrier and C. Lengauer, Polyhedron model, Encyclopedia of Parallel Computing, pp.1581-1592, 2011.

A. Geist, A. Daniel, and . Reed, A survey of high-performance computing scaling challenges, The International Journal of High Performance Computing Applications, vol.54, issue.2, p.1094342015597083, 2015.
DOI : 10.1109/HPCA.2013.6522325

B. Genuit, L. Lu, and W. Heemels, Approximation of PWA Control Laws Using Regular Partitions: An ISS Approach, IFAC Proceedings Volumes, pp.4540-4545, 2011.
DOI : 10.3182/20110828-6-IT-1002.03182

V. Valentin, O. I. Gorokhovik, and . Zorko, Piecewise affine functions and polyhedral sets, Optimization, vol.31, issue.2, pp.209-221, 1994.

R. L. Herman, Numerical solution of 1d heat equation Applied Analytical Methods, course notes, 2014.

G. Iooss, S. Rajopadhye, and C. Alias, Semantic tiling, Workshop on Leveraging Abstractions and Semantics in High-performance Computing (LASH-C'13), 2013.

N. Colin, M. Jones, and . Morari, Polytopic approximation of explicit model predictive controllers, IEEE Transactions on Automatic Control, vol.55, issue.11, pp.2542-2553, 2010.

C. Macarena, I. Martínez-rodríguez, P. Baturone, and . Brox, Circuit implementation of piecewise-affine functions based on lattice representation, Circuit Theory and Design (ECCTD) 20th European Conference on, pp.644-647, 2011.

A. Oliveri, A. Oliveri, T. Poggi, and M. Storace, Circuit implementation of piecewise-affine functions based on a binary search tree, 2009 European Conference on Circuit Theory and Design, pp.145-148, 2009.
DOI : 10.1109/ECCTD.2009.5274957

L. Pouchet, Polybench: The polyhedral benchmark suite URL: http://www. cs. ucla, 2012.

L. Pouchet, P. Zhang, P. Sadayappan, and J. Cong, Polyhedral-based data reuse optimization for configurable computing, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '13, pp.29-38, 2013.
DOI : 10.1145/2435264.2435273

URL : http://cadlab.cs.ucla.edu/~cong/papers/fpga13_2.pdf

J. Tarela and M. Martinez, Region configurations for realizability of lattice Piecewise-Linear models, Mathematical and Computer Modelling, vol.30, issue.11-12, pp.17-27, 1999.
DOI : 10.1016/S0895-7177(99)00195-8

P. Tondel, T. A. Johansen, and A. Bemporad, Computation and approximation of piecewise affine control laws via binary search trees, Proceedings of the 41st IEEE Conference on Decision and Control, 2002., pp.3144-3149, 2002.
DOI : 10.1109/CDC.2002.1184353

URL : http://www.itk.ntnu.no/ansatte/Johansen_Tor.Arne/PWAEvalCDC02_REG0313.pdf

P. Tøndel, T. A. Johansen, and A. Bemporad, Evaluation of piecewise affine control via binary search tree, Automatica, vol.39, issue.5, pp.945-950, 2003.
DOI : 10.1016/S0005-1098(02)00308-4

A. Turjan, Compiling Nested Loop Programs to Process Networks, 2007.
DOI : 10.1145/1023833.1023864

URL : http://ptolemy.eecs.berkeley.edu/~kienhuis/ftp/cases04.pdf

S. Verdoolaege, Integer set coalescing, 5th International Workshop on Polyhedral Compilation Techniques (IMPACT'15), 2015.

V. Valentin and . Gorokhovik, Geometrical and analytical characterizations of piecewise affine mappings, Proceedings of Institute Mathematics (The National Academy of Sciences of Belarus), vol.15, issue.1, pp.22-32, 2007.

C. Wen and X. Ma, Analytical expression of explicit MPC solution via lattice piecewise-affine function, Automatica, vol.45, issue.4, pp.910-917, 2009.
DOI : 10.1016/j.automatica.2008.11.023

C. Zhang, D. Wu, J. Sun, G. Sun, G. Luo et al., Energyefficient cnn implementation on a deeply pipelined fpga cluster, Proceedings of the 2016 International Symposium on Low Power Electronics and Design, pp.326-331, 2016.
DOI : 10.1145/2934583.2934644

C. Zissulescu, B. Kienhuis, and E. Deprettere, Expression Synthesis in Process Networks generated by LAURA, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), pp.15-21, 2005.
DOI : 10.1109/ASAP.2005.34

URL : http://ptolemy.eecs.berkeley.edu/~kienhuis/ftp/asap05.pdf

J. Zory and F. Coelho, Using algebraic transformations to optimize expression evaluation in scientific code, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), pp.376-384, 1998.
DOI : 10.1109/PACT.1998.727284

URL : http://www.cri.ensmp.fr/~zory/Files/pact98.ps.gz

W. Zuo, P. Li, D. Chen, L. Pouchet, S. Zhong et al., Improving polyhedral code generation for high-level synthesis, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp.1-10, 2013.
DOI : 10.1109/CODES-ISSS.2013.6659002