Skip to Main content Skip to Navigation
Conference papers

An Adaptive Low-Overhead Mechanism for Dependable General-Purpose Many-Core Processors

Abstract : Future many-core processors may contain more than 1000 cores on single die. However, continued scaling of silicon fabrication technology exposes chip orders of such magnitude to a higher vulnerability to errors. A low-overhead and adaptive fault-tolerance mechanism is desired for general-purpose many-core processors. We propose high-level adaptive redundancy (HLAR), which possesses several unique properties. First, the technique employs selective redundancy based application assistance and dynamically cores schedule. Second, the method requires minimal overhead when the mechanism is disabled. Third, it expands the local memory within the replication sphere, which heightens the replication level and simplifies the redundancy mechanism. Finally, it decreases bandwidth through various compression methods, thus effectively balancing reliability, performance, and power. Experimental results show a remarkably low overhead while covering 99.999% errors with only 0.25% more networks-on-chip traffic.
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Wednesday, March 1, 2017 - 11:05:20 AM
Last modification on : Tuesday, September 3, 2019 - 3:04:02 PM
Long-term archiving on: : Tuesday, May 30, 2017 - 2:45:24 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Wentao Jia, Rui Li, Chunyan Zhang. An Adaptive Low-Overhead Mechanism for Dependable General-Purpose Many-Core Processors. 1st International Conference on Information and Communication Technology (ICT-EurAsia), Mar 2013, Yogyakarta, Indonesia. pp.337-342, ⟨10.1007/978-3-642-36818-9_37⟩. ⟨hal-01480191⟩



Record views


Files downloads