S. Borkar, Thousand core chips, Proceedings of the 44th annual conference on Design automation, DAC '07, 2007.
DOI : 10.1145/1278480.1278667

J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, The impact of technology scaling on lifetime reliability, International Conference on Dependable Systems and Networks, 2004, 2004.
DOI : 10.1109/DSN.2004.1311888

P. Subramanyan, V. Singh, K. K. Saluja, and E. Larsson, Energy-efficient fault tolerance in chip multiprocessors using Critical Value Forwarding, 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN), 2010.
DOI : 10.1109/DSN.2010.5544918

P. M. Wells, K. Chakraborty, and G. S. Sohi, Mixed-mode multicore reliability, Intl. Conf. on ASPLOS, 2009.
DOI : 10.1145/1508284.1508265

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

M. De-kruijf, S. Nomura, and K. Sankaralingam, Relax: An architectural framework for software recovery of hardware faults, ISCA, 2010.

C. Lafrieda, E. Ipek, J. F. Martinez, and R. Manohar, Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07), 2007.
DOI : 10.1109/DSN.2007.100

J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe et al., Fingerprinting: bounding soft-error detection latency and bandwidth, Intl. Conf. on ASPLOS, 2004.
DOI : 10.1109/mm.2004.72

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Lampret, OpenRISC 1200 IP Core Specification, 2001.