Sparse Supernodal Solver Using Block Low-Rank Compression

Abstract : This paper presents two approaches using a Block Low-Rank (BLR) compression technique to reduce the memory footprint and/or the time-to-solution of the sparse supernodal solver PaStiX. This flat, non-hierarchical, compression method allows to take advantage of the low-rank property of the blocks appearing during the factorization of sparse linear systems, which come from the discretization of partial differential equations. The first approach, called Minimal Memory, illustrates the maximum memory gain that can be obtained with the BLR compression method, while the second approach, called Just-In-Time, mainly focuses on reducing the computational complexity and thus the time-to-solution. Singular Value Decomposition (SVD) and Rank-Revealing QR (RRQR), as compression kernels, are both compared in terms of factorization time, memory consumption, as well as numerical properties. Experiments on a single node with 24 threads and 128 GB of memory are presented on a set of matrices from real-life problems. We demonstrate a memory footprint reduction of up to 4.4 times using the Minimal Memory strategy and a computational time speedup of up to 3.3 times with the Just-In-Time strategy.
Type de document :
Communication dans un congrès
18th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC 2017), Jun 2017, Orlando, United States
Liste complète des métadonnées

Littérature citée [26 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01502215
Contributeur : Mathieu Faverge <>
Soumis le : mercredi 5 avril 2017 - 11:24:01
Dernière modification le : jeudi 11 janvier 2018 - 06:22:35
Document(s) archivé(s) le : jeudi 6 juillet 2017 - 13:01:27

Fichier

blr-final.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01502215, version 1

Citation

Grégoire Pichon, Eric Darve, Mathieu Faverge, Pierre Ramet, Jean Roman. Sparse Supernodal Solver Using Block Low-Rank Compression. 18th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC 2017), Jun 2017, Orlando, United States. 〈hal-01502215〉

Partager

Métriques

Consultations de la notice

404

Téléchargements de fichiers

74