S. Murali and G. D. Micheli, SUNMAP, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.914-919, 2004.
DOI : 10.1145/996566.996809

D. Bertozzi, A. Jalabert, S. Murali, R. Tamahankar, S. Stergiou et al., NoC synthesis flow for customized domain specific multiprocessor systems-on-chip, IEEE Transactions on Parallel and Distributed Systems, vol.16, issue.2, pp.113-129, 2005.
DOI : 10.1109/TPDS.2005.22
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.1761

M. Modarressi and H. Sarbazi-azad, Power-aware mapping for reconfigurable NoC architectures, 2007 25th International Conference on Computer Design, pp.417-422, 2007.
DOI : 10.1109/ICCD.2007.4601933

M. Modarressi, A. Tavakkol, and . Sarbazi-azad, Application-Aware Topology Reconfiguration for On-Chip Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.11, pp.2010-2022, 2011.
DOI : 10.1109/TVLSI.2010.2066586

Y. Y. Chen, S. J. Upadhyaya, and C. H. Cheng, A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors, IEEE Transactions on Computers, vol.46, issue.12, pp.1363-1371, 1997.
DOI : 10.1109/12.641936

T. Horita and I. Takanami, Fault-tolerant processor arrays based on the 1 1/2 -track switches with flexible spare distributions, IEEE Transactions on Computers, vol.49, issue.6, pp.542-552, 2000.
DOI : 10.1109/12.862214

S. Y. Kuo and I. Y. Chen, Efficient reconfiguration algorithms for degradable VLSI/WSI arrays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.11, issue.10, pp.1289-1300, 1992.
DOI : 10.1109/43.170991

C. P. Low and H. W. Leong, On the reconfiguration of degradable VLSI/WSI arrays IEEE Transactions Computer-Aided Design of integrated circuits and systems, pp.1213-1221, 1997.

C. P. Low, An efficient reconfiguration algorithm for degradable VLSI/WSI arrays, IEEE Transactions on Computers, vol.49, issue.6, pp.553-559, 2000.

J. Wu and T. Srikanthan, Reconfiguration Algorithms for Power Efficient VLSI Subarrays with 4-port Switches, IEEE Transactions on Computers, vol.55, issue.3, pp.243-253, 2006.

M. Fukushi, Y. Fukushima, and S. Horiguchi, A genetic approach for the reconfiguration of degradable processor arrays, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), pp.63-71, 2005.
DOI : 10.1109/DFTVS.2005.7

J. Wu, T. Srikanthan, and X. Han, Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays, IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, pp.315-319, 2010.

G. Jiang, J. Wu, and J. Sun, Non-Backtracking Reconfiguration Algorithm for Three-dimensional VLSI Arrays, 2012 IEEE 18th International Conference on Parallel and Distributed Systems, pp.362-367, 2012.
DOI : 10.1109/ICPADS.2012.57

G. Jiang, J. Wu, and J. Sun, Efficient Reconfiguration Algorithm for Threedimensional VLSI Arrays, Proc. of 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, pp.254-258, 2012.
DOI : 10.1109/ipdpsw.2012.29