Abstract : Galois Field arithmetic is the basis of LRC, RS and many other erasure coding approaches. Traditional implementations of Galois Field arithmetic use multiplication tables or discrete logarithms, which limit the speed of its computation. The Intel Many Integrated Core (MIC) Architecture provides 60 cores on chip and very wide 512-bit SIMD instructions, attractive for data intensive applications. This paper demonstrates how to leverage SIMD instructions and shared memory multiprocessing on MIC to perform Galois Field arithmetic. The experiments show that the performance of the computation is significantly enhanced.
https://hal.inria.fr/hal-01513765
Contributeur : Hal Ifip
<>
Soumis le : mardi 25 avril 2017 - 14:33:31
Dernière modification le : mardi 25 avril 2017 - 14:35:50
Document(s) archivé(s) le : mercredi 26 juillet 2017 - 14:05:09
Kai Feng, Wentao Ma, Wei Huang, Qing Zhang, Yili Gong. Speeding Up Galois Field Arithmetic on Intel MIC Architecture. Ching-Hsien Hsu; Xiaoming Li; Xuanhua Shi; Ran Zheng. 10th International Conference on Network and Parallel Computing (NPC), Sep 2013, Guiyang, China. Springer, Lecture Notes in Computer Science, LNCS-8147, pp.143-154, 2013, Network and Parallel Computing. 〈10.1007/978-3-642-40820-5_13〉. 〈hal-01513765〉
