Software/Hardware Hybrid Network-on-Chip Simulation on FPGA

Abstract : In this paper, a software-and-hardware hybrid simulation method for CMP (Chip-MultiProcessor) system is designed, as well as its performance model. In detail, the NoC (Network-On-Chip) module is totally simulated by the FPGA resource; a software-and-hardware interaction interface of this module is provided so that the simulation software running on the on-chip soft core can cooperate with the NoC to complete the whole simulation. In other words, the most time-consuming and relatively-fixed part is implemented by hardware and others are implemented by software, which maintains simulation flexibility and high performance owing to the compact on-chip design. We implement this design on the Xilinx’s Virtex 5 155T chip and the work frequency is 100Mhz. Compared with a typical software counterpart, the simulation speed of NoC is more than 3000 times faster; and the advantage is widened further with the increasing injection rate. Moreover, compared with another hybrid method executing the software part on the host CPU, it is still fairly faster although the host performance is much higher than the on-chip core.
Type de document :
Communication dans un congrès
Ching-Hsien Hsu; Xiaoming Li; Xuanhua Shi; Ran Zheng. 10th International Conference on Network and Parallel Computing (NPC), Sep 2013, Guiyang, China. Springer, Lecture Notes in Computer Science, LNCS-8147, pp.167-178, 2013, Network and Parallel Computing. 〈10.1007/978-3-642-40820-5_15〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01513775
Contributeur : Hal Ifip <>
Soumis le : mardi 25 avril 2017 - 14:33:41
Dernière modification le : mardi 25 avril 2017 - 14:35:49
Document(s) archivé(s) le : mercredi 26 juillet 2017 - 14:08:20

Fichier

978-3-642-40820-5_15_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Youhui Zhang, Peng Qu, Ziqiang Qian, Hongwei Wang, Weimin Zheng. Software/Hardware Hybrid Network-on-Chip Simulation on FPGA. Ching-Hsien Hsu; Xiaoming Li; Xuanhua Shi; Ran Zheng. 10th International Conference on Network and Parallel Computing (NPC), Sep 2013, Guiyang, China. Springer, Lecture Notes in Computer Science, LNCS-8147, pp.167-178, 2013, Network and Parallel Computing. 〈10.1007/978-3-642-40820-5_15〉. 〈hal-01513775〉

Partager

Métriques

Consultations de la notice

194

Téléchargements de fichiers

110