K. Feng, W. Ma, W. Huang-architectures, and .. , Qing Zhang, and Yili Gong Analyzing the Characteristics of Memory Subsystem on Two Different 8-Way NUMA, p.155

. Software, Hardware Hybrid Network-on-Chip Simulation on FPGA, p.167

Y. Zhang, P. Qu, and .. , Ziqiang Qian, Hongwei Wang, and Weimin Zheng Total Exchange Routing on Hierarchical Dual-Nets, p.179

B. Cheng, J. Fan, and .. , Multi-core Computing and GPU Accelerating Parallel Frequent Itemset Mining on Graphics Processors with Sorting, 245 Yuan-Shao Huang

. Asymmetry-aware and .. Scheduling-in-heterogeneous-multi-core-architectures, 257 Tao Zhang, Xiaohui Pan Min-You Wu Table of Contents XIII Scalable-Grain Pipeline Parallelization Method for Multi-core Systems, p.269

J. Gao, B. L. , and .. , and Guixia He Partition-Based Hardware Transactional Memory for Many-Core Processors, p.308

Y. Liu, X. Zhang, Y. Wang, D. Qian, Y. Chen et al., Wu Session 5: Miscellaneous Roadside Infrastructure Placement for Information Dissemination in Urban ITS Based on a Probabilistic Model, p.322

B. Xie, G. Xia, and .. , Ming Xu Relay Hop Constrained Rendezvous Algorithm for Mobile Data Gathering in Wireless Sensor Networks, p.332

D. Yao, C. Yu, H. Jin, J. Zhou-botinfer, and .. , A Bot Inference Approach by Correlating Host and Network Information, 356 Yukun He, p.368