Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE

Abstract : This paper addresses complexity issues at algorithmic and architectural level of digital baseband receiver ASIC design for the standards GSM/GPRS/EDGE, in order to reduce power consumption and die area as desired for cellular applications. To this end, the hardware implementation of a channel shortening pre-filter combined with a delayed decision-feedback sequence estimator (DFSE) for channel equalization is described. The digital receiver back-end including a flexible Viterbi decoder implementation is presented and hardware savings that can be achieved by using hard-decisions are discussed. Design trade-offs are highlighted to prove the efficiency of the implemented 2.5G multi-mode architecture. The ASIC in 0.13 μm CMOS technology occupies 1.0 mm2 and dissipates only 1.3 mW in fastest EDGE data transmission mode.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [22 references]  Display  Hide  Download

https://hal.inria.fr/hal-01515990
Contributor : Hal Ifip <>
Submitted on : Friday, April 28, 2017 - 2:29:43 PM
Last modification on : Friday, December 1, 2017 - 1:16:04 AM
Document(s) archivé(s) le : Saturday, July 29, 2017 - 1:36:34 PM

File

978-3-642-28566-0_5_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Christian Benkeser, Qiuting Huang. Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE. 18th International Conference on Very Large Scale Integration (VLSISOC), Sep 2010, Madrid, Spain. pp.100-127, ⟨10.1007/978-3-642-28566-0_5⟩. ⟨hal-01515990⟩

Share

Metrics

Record views

212

Files downloads

108