Fast Fixed-Point Optimization of DSP Algorithms

Abstract : In this chapter, the fast fixed-point optimization of Digital Signal Processing (DSP) algorithms is addressed. A fast quantization noise estimator is presented. The estimator enables a significant reduction in the computation time required to perform complex fixed-point optimizations, while providing a high accuracy. Also, a methodology to perform fixed-point optimization is developed.Affine Arithmetic (AA) is used to provide a fast Signal-to-Quantization Noise-Ratio (SQNR) estimation that can be used during the fixed-point optimization stage. The fast estimator covers differentiable non-linear algorithms with and without feedbacks. The estimation is based on the parameterization of the statistical properties of the noise at the output of fixed-point algorithms. This parameterization allows relating the fixed-point formats of the signals to the output noise distribution by means of fast matrix operations. Thus, a fast estimation is achieved and the computation time of the fixed-point optimization process is significantly reduced.The proposed estimator and the fixed-point optimization methodology are tested using a subset of non-linear algorithms, such as vector operations, IIR filter for mean power computation, adaptive filters – for both linear and non-linear system identification – and a channel equalizer. The computation time of fixed-point optimization is boosted by three orders of magnitude while keeping the average estimation error down to 6% in most cases.
Type de document :
Communication dans un congrès
José L. Ayala; David Atienza Alonso; Ricardo Reis. 18th International Conference on Very Large Scale Integration (VLSISOC), Sep 2010, Madrid, Spain. Springer, IFIP Advances in Information and Communication Technology, AICT-373, pp.182-205, 2012, VLSI-SoC: Forward-Looking Trends in IC and Systems Design. 〈10.1007/978-3-642-28566-0_8〉
Liste complète des métadonnées

Littérature citée [31 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01515996
Contributeur : Hal Ifip <>
Soumis le : vendredi 28 avril 2017 - 14:29:49
Dernière modification le : vendredi 1 décembre 2017 - 01:16:05
Document(s) archivé(s) le : samedi 29 juillet 2017 - 13:49:58

Fichier

978-3-642-28566-0_8_Chapter.pd...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Gabriel Caffarena, Ángel Fernández-Herrero, Juan López, Carlos Carreras. Fast Fixed-Point Optimization of DSP Algorithms. José L. Ayala; David Atienza Alonso; Ricardo Reis. 18th International Conference on Very Large Scale Integration (VLSISOC), Sep 2010, Madrid, Spain. Springer, IFIP Advances in Information and Communication Technology, AICT-373, pp.182-205, 2012, VLSI-SoC: Forward-Looking Trends in IC and Systems Design. 〈10.1007/978-3-642-28566-0_8〉. 〈hal-01515996〉

Partager

Métriques

Consultations de la notice

80

Téléchargements de fichiers

50