Simulation-based word-length optimization method for fixed-point digital signal processing systems, IEEE Transactions on Signal Processing, vol.43, issue.12, pp.3087-3090, 1995. ,
DOI : 10.1109/78.476465
Wordlength optimization for linear digital signal processing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.10, pp.1432-1442, 2003. ,
DOI : 10.1109/TCAD.2003.818119
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.139.4543
Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, issue.5, pp.339-343, 2006. ,
DOI : 10.1109/TCSII.2005.862175
The complexity of multiple wordlength assignment, Applied Mathematics Letters, vol.15, issue.2, pp.137-140, 2002. ,
DOI : 10.1016/S0893-9659(01)00107-0
Fast and accurate computation of the round-off noise of linear time-invariant systems, IET Circuits, Devices & Systems, vol.2, issue.4, pp.393-408, 2008. ,
DOI : 10.1049/iet-cds:20070198
A Methodology for Evaluating the Precision of Fixed- Point Systems, IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.3152-3155, 2002. ,
URL : https://hal.archives-ouvertes.fr/inria-00482913
Perturbation analysis for word-length optimization, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003., pp.81-90, 2003. ,
DOI : 10.1109/FPGA.2003.1227244
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.8185
SQNR Determination in Non- Linear and Non-Recursive Fixed-Point Systems, Proc. EUSIPCO, pp.1349-1352, 2004. ,
URL : https://hal.archives-ouvertes.fr/inria-00482941
A Perturbation Theory on Statistical Quantization Effects in Fixed-Point DSP with Non-Stationary Inputs, Proc. ISCAS, pp.373-376, 2004. ,
Accuracy-Guaranteed Bit-Width Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, 1990. ,
DOI : 10.1109/TCAD.2006.873887
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.6194
Truncation noise in fixed-point SFGs, Electronics Letters, vol.35, issue.23, pp.2012-2014, 1999. ,
DOI : 10.1049/el:19991375
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.6100
Roundoff-noise analysis for fixed-point digital filters realized in cascade or parallel form, IEEE Transactions on Audio and Electroacoustics, vol.18, issue.2, pp.107-122, 1970. ,
DOI : 10.1109/TAU.1970.1162084
Analytical Accuracy Evaluation of Fixed-Point Systems, Proc. EUSIPCO, pp.999-1003, 2007. ,
DOI : 10.1109/icassp.2004.1327091
URL : https://hal.archives-ouvertes.fr/inria-00454534
Self-Validated Numerical Methods and Applications, Brazilian Mathematics Colloquium: IMPA, 1997. ,
A Lucid Interval, American Scientist, vol.91, issue.6, pp.484-488, 2003. ,
DOI : 10.1511/2003.6.484
Evaluación de los Efectos de Cuantificación en las Estructuras de Filtros Digitales Mediante Técnicas de Simulación Basadas en Extensiones de Intervalos, 2004. ,
Improved Interval-Based Characterization of Fixed-Point LTI Systems With Feedback Loops, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.11, pp.1923-1933, 2007. ,
DOI : 10.1109/TCAD.2007.896306
Floating-point error analysis based on affine arithmetic, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., pp.561-564, 2003. ,
DOI : 10.1109/ICASSP.2003.1202428
URL : http://amp.ece.cmu.edu/Publication/Fang/icassp2003_fang.pdf
Analysis of Limit Cycles by Means of Affine Arithmetic Computer-aided Tests, Proc. EUSIPCO, pp.991-994, 2004. ,
Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), pp.275-282, 2003. ,
DOI : 10.1109/ICCAD.2003.159701
URL : http://amp.ece.cmu.edu/Publication/Fang/iccad03.pdf
Combined Word-Length Allocation and High-Level Synthesis of Digital Signal Processing Circuits, 2008. ,
Search-based wordlength optimization for VLSI/DSP synthesis, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing, pp.198-207, 1994. ,
DOI : 10.1109/VLSISP.1994.574744
Architectural synthesis of DSP circuits under simultaneous error and time constraints, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, pp.322-327, 2010. ,
DOI : 10.1109/VLSISOC.2010.5642681
An automatic word length determination method, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.53-56, 2001. ,
DOI : 10.1109/ISCAS.2001.921982
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.324.263
Data Wordlength Reduction for Low- Power Signal Processing Software, IEEE Workshop on Signal Processing Systems, pp.343-348, 2004. ,
Simulated-annealing-based optimization of coefficient and data word-lengths in digital filters, International Journal of Circuit Theory and Applications, vol.40, issue.4, pp.371-390, 1988. ,
DOI : 10.1002/cta.4490160404
Reconfigurable computing: architectures and design methods, Computers and Digital Techniques, IEE Proceedings, pp.193-207, 2005. ,
DOI : 10.1049/ip-cdt:20045086
Optimum Wordlength Search Using Sensivity Information, EURASIP Journal of Applied Signal Processing, pp.1-14, 2006. ,
DOI : 10.1155/asp/2006/92849
URL : http://doi.org/10.1155/asp/2006/92849
Design and Implementation of a Hardware Module for Equalisation in a 4G MIMO Receiver, Proc. FPL, pp.765-768, 2006. ,
Adaptive Filter Theory. Upper Saddle River, 2002. ,
Adaptive Nonlinear System Identification: The Volterra and Wiener Approaches, 2007. ,
DOI : 10.1007/978-0-387-68630-1