A. V. Do, C. C. Boon, M. A. Do, K. S. Yeo, and A. Cabuk, An Energy-Aware CMOS Receiver Front End for Low-Power 2.4-GHz Applications On Circuits and Systems-I: Regular papers (TCAS-I), IEEE Tran, vol.51, issue.9, pp.1665-1674, 2010.
DOI : 10.1109/tcsi.2010.2047750

T. M. Debashis and . Bhatacharyya, Implementation of CMOS Low-Power Integer-N Frequency Synthesizer for SOC Design, Journal of Computers, vol.3, issue.4, pp.31-38, 2008.

C. Bernier, An ultra-low power 130nm CMOS direct conversion transceiver for IEEE 802.15, IEEE Radio Frequency Circuits Symposium, issue.4, pp.273-276, 2008.
DOI : 10.1109/rfic.2008.4561434

T. C. Lee and B. Razavi, A stabilization Technique for Phase-Locked Frequency Synthesizers, IEEE Journal of Solid-State Circuits, vol.38, pp.888-894, 2003.

R. Srinivasan, A Low-Power Frequency Synthesizer with Quadrature Signal Generation for 2.4 GHz Zigbee Transceiver Applications, 2007 IEEE International Symposium on Circuits and Systems, pp.429-432, 2007.
DOI : 10.1109/ISCAS.2007.378555

R. Nonis, A Design Methodology for MOS Current-Mode Logic Frequency Dividers, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, issue.2, pp.245-254, 2007.
DOI : 10.1109/TCSI.2006.885999

N. Oh and S. Lee, A CMOS 868/915 MHz Direct Conversion Zigbee Single-Chip Radio, IEEE Communications Magazine, vol.43, issue.12, pp.100-109, 2005.

Y. Ji-ren, I. Karlsson, and C. Svensson, A true single-phase-clock dynamic CMOS circuit technique, IEEE Journal of Solid-State Circuits, vol.22, issue.5, pp.62-70, 1989.
DOI : 10.1109/JSSC.1987.1052831

M. Vamshi-krishna, Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, issue.1, pp.72-82, 2010.
DOI : 10.1109/TCSI.2009.2016183

X. P. Yu, M. A. Do, L. Jia, J. G. Ma, and K. S. Yeo, Design of a low power wide-band high resolution programmable frequency divider, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, issue.9, 2005.
DOI : 10.1109/TVLSI.2005.857153

W. S. Yan, A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers, 1999.
DOI : 10.14711/thesis-b650984

P. Andreani, A low-phase-noise low-phase-error 1.8 GHz quadrature CMOS VCO, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), pp.290-291, 2006.
DOI : 10.1109/ISSCC.2002.993046

N. Fong, J. Plouchart, N. Zamdmer, D. Liu, L. Wagner et al., Design of wide-band cmos vco for multiband wireless lan applications, IEEE Journal of Solid-State Circuits, vol.38, issue.8, pp.1333-1342, 2003.
DOI : 10.1109/JSSC.2003.814440

B. Razavi, Monolithic Phase-Locked Loops and Clock Recover Circuits, NJ, 1996.
DOI : 10.1109/9780470545331

F. Gardner, Charge-Pump Phase-Lock Loops, IEEE Transactions on Communications, vol.28, issue.11, pp.1849-1858, 1980.
DOI : 10.1109/TCOM.1980.1094619

A. Yamagishi, M. Ugajin, and T. Tsukahara, A 1-V 2.4-GHz PLL synthesizer with a fully differential prescaler and a low-off-leakage charge pump, IEEE MTT-S International Microwave Symposium Digest, 2003, pp.733-736, 2003.
DOI : 10.1109/MWSYM.2003.1212476

S. Shin, K. Lee, and S. Kang, Low Power 2.4GHz CMOS Frequency Synthesizer with Differentially Controlled MOS Varactors, IEEE ISCAS, pp.553-556, 2006.