A Small Depth-16 Circuit for the AES S-Box

Abstract : New techniques for reducing the depth of circuits for cryptographic applications are described. These techniques also keep the number of gates quite small. The result, when applied to the AES S-Box, is a circuit with depth 16 and only 128 gates. For the inverse, it is also depth 16 and has only 127 gates. There is a shared middle part, common to both the S-Box and its inverse, consisting of 63 gates. The best previous comparable design for the AES S-Box has depth 22 and size 148 [12].
Type de document :
Communication dans un congrès
Dimitris Gritzalis; Steven Furnell; Marianthi Theoharidou. 27th Information Security and Privacy Conference (SEC), Jun 2012, Heraklion, Crete, Greece. Springer, IFIP Advances in Information and Communication Technology, AICT-376, pp.287-298, 2012, Information Security and Privacy Research. 〈10.1007/978-3-642-30436-1_24〉
Liste complète des métadonnées

Littérature citée [16 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01518214
Contributeur : Hal Ifip <>
Soumis le : jeudi 4 mai 2017 - 13:45:14
Dernière modification le : jeudi 4 mai 2017 - 14:53:56
Document(s) archivé(s) le : samedi 5 août 2017 - 13:16:09

Fichier

978-3-642-30436-1_24_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Joan Boyar, René Peralta. A Small Depth-16 Circuit for the AES S-Box. Dimitris Gritzalis; Steven Furnell; Marianthi Theoharidou. 27th Information Security and Privacy Conference (SEC), Jun 2012, Heraklion, Crete, Greece. Springer, IFIP Advances in Information and Communication Technology, AICT-376, pp.287-298, 2012, Information Security and Privacy Research. 〈10.1007/978-3-642-30436-1_24〉. 〈hal-01518214〉

Partager

Métriques

Consultations de la notice

60

Téléchargements de fichiers

55