Efficient Multi-rate Hybrid Continuous-Time/Discrete-Time Cascade 2-2 Sigma-Delta Modulators for Wideband Telecom

Abstract : This chapter discusses the use of hybrid continuous-time /discrete-time fourth-order cascade two-stage 2-2 ΣΔ modulators for wideband low-power wireless applications. The modulator architecture under study is based on a new concept of multi-rate operation, in which the front-end stage – implemented using continuous-time (Gm-C) integrators – operates at a higher rate than the back-end (switched-capacitor) stage. This strategy benefits from the faster operation of continuous-time circuits while keeping power efficiency and high robustness against circuit element tolerances. A comparison with conventional multi-rate and single-rate (continuous-time) ΣΔ modulators is carried out based on the impact of main circuit-level error mechanisms, namely: mismatch, finite OTA dc gain and finite gain-bandwidth product. Closed-form analytical expressions are derived for the nonideal in-band noise power of the different architectures under study, demonstrating a good agreement with simulations and showing the benefits of the presented approach. Simulation results show that the proposed modulator is able to operate with a maximum sampling rate of up to 1GHz, digitizing signals with a 44-to-92dB peak signal-to-(noise+distortion) ratio within a programmable 5-to-60MHz bandwidth.
Type de document :
Communication dans un congrès
Salvador Mir; Chi-Ying Tsui; Ricardo Reis; Oliver C. S. Choy. 19th International Conference on Very Large Scale Integration (VLSISOC), Oct 2011, Hong Kong, China. Springer, IFIP Advances in Information and Communication Technology, AICT-379, pp.124-143, 2012, VLSI-SoC: Advanced Research for Systems on Chip. 〈10.1007/978-3-642-32770-4_8〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01519763
Contributeur : Hal Ifip <>
Soumis le : mardi 9 mai 2017 - 11:39:53
Dernière modification le : vendredi 1 décembre 2017 - 01:15:58
Document(s) archivé(s) le : jeudi 10 août 2017 - 12:43:31

Fichier

978-3-642-32770-4_8_Chapter.pd...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

J. García-Sánchez, José Rosa. Efficient Multi-rate Hybrid Continuous-Time/Discrete-Time Cascade 2-2 Sigma-Delta Modulators for Wideband Telecom. Salvador Mir; Chi-Ying Tsui; Ricardo Reis; Oliver C. S. Choy. 19th International Conference on Very Large Scale Integration (VLSISOC), Oct 2011, Hong Kong, China. Springer, IFIP Advances in Information and Communication Technology, AICT-379, pp.124-143, 2012, VLSI-SoC: Advanced Research for Systems on Chip. 〈10.1007/978-3-642-32770-4_8〉. 〈hal-01519763〉

Partager

Métriques

Consultations de la notice

106

Téléchargements de fichiers

27