Skip to Main content Skip to Navigation
Conference papers

A Low-Power Ultra-Fast Capacitor-Less LDO with Advanced Dynamic Push-Pull Techniques

Abstract : A current-efficient, capacitor-less low-dropout regulator (LDO) with fast-transient response for portable applications is presented in this chapter. It makes use of an adaptive biasing common-gate amplifier to extend loop bandwidth of the LDO at heavy loads greatly. Also, the dynamic push-pull (DPP) slew-rate enhancement (SRE) circuit based on capacitive coupling detects rapid voltage spikes at the output to provide an extra current to charge and discharge the large gate capacitance of the power transistor momentarily. The proposed circuit has been implemented in a 0.35μm standard CMOS process. Experimental results show that it can deliver 100mA load current at 150mV dropout voltage. It only consumes 10μA quiescent current at no-load condition and is able to recover within 0.8μs even under the maximum load current change.
Document type :
Conference papers
Complete list of metadata

Cited literature [25 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Tuesday, May 9, 2017 - 11:39:54 AM
Last modification on : Friday, August 5, 2022 - 2:33:27 PM
Long-term archiving on: : Thursday, August 10, 2017 - 12:47:15 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Xin Ming, Ze-Kun Zhou, Bo Zhang. A Low-Power Ultra-Fast Capacitor-Less LDO with Advanced Dynamic Push-Pull Techniques. 19th International Conference on Very Large Scale Integration (VLSISOC), Oct 2011, Hong Kong, China. pp.34-51, ⟨10.1007/978-3-642-32770-4_3⟩. ⟨hal-01519764⟩



Record views


Files downloads