On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE

Fernando Endo 1 Arthur Perais 1 André Seznec 1
1 PACAP - Pushing Architecture and Compilation for Application Performance
Inria Rennes – Bretagne Atlantique , IRISA_D3 - ARCHITECTURE
Abstract : Increasing instruction-level parallelism is regaining attractiveness within the microprocessor industry. The EOLE microarchitecture and D-VTAGE value predictor were recently introduced to solve practical issues of value prediction (VP). In particular, they remove the most significant difficulties that forbade an effective VP hardware. In this study, we present a detailed evaluation of the potential of VP in the context of EOLE/D-VTAGE and different compiler options. Our study shows that if no single general rule always applies—more optimization might sometimes leads to more performance—unoptimized codes often gets a large benefit from the prediction of redundant loads.
Keywords : CCS Concepts: •Computer systems organization → Pipeline computing •Hardware → Emerging architectures
Document type :
Journal articles
Complete list of metadatas

Cited literature [26 references]  Display  Hide  Download
https://hal.inria.fr/hal-01519869
Contributor : André Seznec <>
Submitted on : Tuesday, May 9, 2017 - 2:24:30 PM
Last modification on : Thursday, March 14, 2019 - 9:44:05 AM
Long-term archiving on : Thursday, August 10, 2017 - 1:13:54 PM

File

article-7.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01519869, version 1

Collections

UNIV-RENNES1 | INRIA | EOLE | IRISA | UR1-UFR-ISTIC | INRIA2017 | UNIV-RENNES

Citation

Fernando Endo, Arthur Perais, André Seznec. On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE. ACM Transactions on Architecture and Code Optimization, Association for Computing Machinery, 2017. ⟨hal-01519869⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

521

Files downloads

255

Contact


archive-ouverte@inria.fr