On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE

Fernando Endo 1 Arthur Perais 1 André Seznec 1
1 PACAP - Pushing Architecture and Compilation for Application Performance
Inria Rennes – Bretagne Atlantique , IRISA_D3 - ARCHITECTURE
Abstract : Increasing instruction-level parallelism is regaining attractiveness within the microprocessor industry. The EOLE microarchitecture and D-VTAGE value predictor were recently introduced to solve practical issues of value prediction (VP). In particular, they remove the most significant difficulties that forbade an effective VP hardware. In this study, we present a detailed evaluation of the potential of VP in the context of EOLE/D-VTAGE and different compiler options. Our study shows that if no single general rule always applies—more optimization might sometimes leads to more performance—unoptimized codes often gets a large benefit from the prediction of redundant loads.
Type de document :
Article dans une revue
ACM Transactions on Architecture and Code Optimization, Association for Computing Machinery, 2017
Liste complète des métadonnées

Littérature citée [26 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01519869
Contributeur : André Seznec <>
Soumis le : mardi 9 mai 2017 - 14:24:30
Dernière modification le : mercredi 16 mai 2018 - 11:24:13
Document(s) archivé(s) le : jeudi 10 août 2017 - 13:13:54

Fichier

article-7.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01519869, version 1

Citation

Fernando Endo, Arthur Perais, André Seznec. On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE. ACM Transactions on Architecture and Code Optimization, Association for Computing Machinery, 2017. 〈hal-01519869〉

Partager

Métriques

Consultations de la notice

436

Téléchargements de fichiers

124