| HAL-Inria | Publications, software ... of Inria's scientists |
Journal articles
On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE
Abstract : Increasing instruction-level parallelism is regaining attractiveness within the microprocessor industry. The EOLE microarchitecture and D-VTAGE value predictor were recently introduced to solve practical issues of value prediction (VP). In particular, they remove the most significant difficulties that forbade an effective VP hardware. In this study, we present a detailed evaluation of the potential of VP in the context of EOLE/D-VTAGE and different compiler options. Our study shows that if no single general rule always applies—more optimization might sometimes leads to more performance—unoptimized codes often gets a large benefit from the prediction of redundant loads.
Cited literature [26 references]
https://hal.inria.fr/hal-01519869
Contributor : André Seznec <>
Submitted on : Tuesday, May 9, 2017 - 2:24:30 PM
Last modification on : Saturday, July 11, 2020 - 3:18:28 AM
Document(s) archivé(s) le : Thursday, August 10, 2017 - 1:13:54 PM
Contributor : André Seznec <>
Submitted on : Tuesday, May 9, 2017 - 2:24:30 PM
Last modification on : Saturday, July 11, 2020 - 3:18:28 AM
Document(s) archivé(s) le : Thursday, August 10, 2017 - 1:13:54 PM
File
article-7.pdf
Files produced by the author(s)