Skip to Main content Skip to Navigation
Conference papers

Modeling of Syllogisms in Analog Hardware

Abstract : Syllogistic reasoning is modeled in analog hardware and some hardware models, i.e. syllogisms Baroco and Darii are presented. Chaining of syllogisms is modeled by using original min-max entities (circuits), “to see” whether the two rules, modeled in dedicated hardware, i.e., IF A THEN B and IF B THEN C imply the “hardware” rule IF A THEN C. The preliminaries include original min-max circuits based on operational amplifiers (Op-Amp), straight lines Op-Amp generators and different test circuits designed in Electronics WorkBench simulation environment and in real hardware. The “stage” to perform modeling is the phase plane.
Document type :
Conference papers
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download

https://hal.inria.fr/hal-01521430
Contributor : Hal Ifip <>
Submitted on : Thursday, May 11, 2017 - 5:10:46 PM
Last modification on : Thursday, March 5, 2020 - 5:41:40 PM
Long-term archiving on: : Saturday, August 12, 2017 - 2:09:45 PM

File

978-3-642-33409-2_46_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Darko Kovacevic, Nikica Pribacic, Radovan Antonic, Asja Kovacevic, Mate Jovic. Modeling of Syllogisms in Analog Hardware. 8th International Conference on Artificial Intelligence Applications and Innovations (AIAI), Sep 2012, Halkidiki, Greece. pp.443-452, ⟨10.1007/978-3-642-33409-2_46⟩. ⟨hal-01521430⟩

Share

Metrics

Record views

225

Files downloads

302