, Southern Islands Series Instruction Set Architecture, 2012.
, Reconvergence de contrôle implicite pour les architectures SIMT. Revue des Sciences et Technologies de l'Information -Série TSI : Technique et Science Informatiques, vol.32, pp.153-178, 2013.
, ). -Simultaneous Branch and Warp Interweaving for Sustained GPU Performance, 39th Annual International Symposium on Computer Architecture (ISCA), pp.49-60, 2012.
Executing subroutines in a multi-threaded processing system, vol.9, p.721, 2016. ,
Une architecture unifiée pour traiter la divergence de contrôle et la divergence mémoire en SIMT, SYMPosium en Architectures, p.2, 2011. ,
Un processeur SIMT généraliste synthétisable, Conférence d'informatique en Parallélisme, 2016. ,
Defour (D.) et Parello (D.). -Étude comparée et simulation d'algorithmes de branchements pour le GPGPU, SYMPosium en Architectures nouvelles de machines (SYMPA), 2009. ,
, ). -Execution of divergent threads using a convergence barrier, vol.265, 2015.
). -MIMD synchronization on SIMT architectures, 49th Annual IEEE/ACM International Symposium on Microarchitecture, 2016. ,
). -A scalable multi-path microarchitecture for efficient GPU control flow, International Symposium on High Performance Computer Architecture (HPCA), 2014. ,
, Sham (I.), Yuan (G.) et Aamodt (T. M.). -Dynamic warp formation : Efficient MIMD control flow on SIMD graphics hardware, vol.6, p.7, 2009.
). -Scheduling program instructions with a runner-up execution position. -US Patent 9, vol.436, p.473, 2016. ,
, ). -Heterogeneous System Architecture : A new compute platform infrastructure, 2015.
Khonsari (A.) et Baniasadi (A.). -HARP : Harnessing inactive threads in many-core processors, ACM TECS, vol.13, p.3, 2014. ,
, ). -Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators, ACM SIGARCH Computer Architecture Newsvolume, vol.39, pp.129-140, 2011.
). -Chap -a SIMD graphics processor, Proceedings of the 11th annual conference on Computer graphics and interactive techniques, SIGGRAPH '84, SIGGRAPH '84, pp.77-82, 1984. ,
, ). -Dynamic warp subdivision for integrated branch and memory divergence tolerance, SIGARCH Comput. Archit. News, vol.38, pp.235-246, 2010.
, ). -The dual-path execution model for efficient GPU control flow, International Symposium on High Performance Computer Architecture (HPCA2013), pp.591-602, 2013.