Skip to Main content Skip to Navigation

A Hierarchical Model to Manage Hardware Topology in MPI Applications

Brice Goglin 1 Emmanuel Jeannot 1 Farouk Mansouri 1 Guillaume Mercier 1
1 TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing
LaBRI - Laboratoire Bordelais de Recherche en Informatique, Inria Bordeaux - Sud-Ouest
Abstract : The MPI standard is a major contribution in the landscape of parallel programming. Since its inception in the mid 90's it has ensured portability and performance for parallel applications on a wide spectrum of machines and architectures. With the advent of multicore machines, understanding and taking into account the underlying physical topology and memory hierarchy as become of paramount importance. The MPI standard in its current state, however, and despite recent evolutions is still unable to offer mechanisms to achieve this. In this paper, we detail several additions to the standard that give the user tools to address the hardware topology and data locality issues while improving application performance.
Complete list of metadata

Cited literature [20 references]  Display  Hide  Download
Contributor : Guillaume Mercier Connect in order to contact the contributor
Submitted on : Tuesday, May 22, 2018 - 12:29:32 PM
Last modification on : Tuesday, January 4, 2022 - 5:35:46 AM
Long-term archiving on: : Tuesday, September 25, 2018 - 2:22:33 AM


Files produced by the author(s)


  • HAL Id : hal-01538002, version 6



Brice Goglin, Emmanuel Jeannot, Farouk Mansouri, Guillaume Mercier. A Hierarchical Model to Manage Hardware Topology in MPI Applications. [Research Report] RR-9077, Inria Bordeaux Sud-Ouest; Bordeaux INP; LaBRI - Laboratoire Bordelais de Recherche en Informatique. 2018, pp.32. ⟨hal-01538002v6⟩



Les métriques sont temporairement indisponibles