M. Bushnell and V. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, 2002.

M. White and Y. Chen, Scaled CMOS Technology Reliability Users Guide, NASA Electronic Parts and Packaging (NEPP) Program, 2008.

W. Edward, Performance and Reliability of Integrated Circuits within Computing Systems, EE Times design article, 2011.

B. Hamdi, K. Chiraz, and T. Rached, Pass Transistor Based Self-Checking Full Adder, International Journal of Computer Theory and Engineering, vol.3, issue.5, pp.608-616, 2011.

M. Nicolaidis, On-line testing for VLSI: state of the art and trends, Integration, the VLSI Journal, vol.26, issue.1-2, pp.197-209, 1998.
DOI : 10.1016/S0167-9260(98)00028-5

URL : https://hal.archives-ouvertes.fr/hal-00013834

K. Mouna, K. Chiraz, H. Belgacem, M. Kalok, C. Lei et al., A Concurrent Error Detection Based Fault-Tolerant 32 nm XOR-XNOR Circuit Implementation, Proceedings of the IAENG International MultiConference of Engineers and Computer Scientists - IMECS'12, 2012.

M. Nicolaidis, R. O. Duarte, S. Manich, and J. Figueras, Fault-secure parity prediction arithmetic operators, IEEE Design & Test of computers, pp.60-71, 1997.
DOI : 10.1109/54.587743

URL : https://hal.archives-ouvertes.fr/hal-00013888

S. R. Chowdhury, A. Banerjee, A. Roy, and H. Saha, A High Speed Transistor Full Adder Design using Novel 3 Transistor XOR Gates, International Journal of Electronics, Circuits and Systems II, pp.217-223, 2008.

M. Nicolaidis, Carry checking/parity prediction adders and ALUs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.11, issue.1, pp.121-128, 2003.
DOI : 10.1109/TVLSI.2002.800526

URL : https://hal.archives-ouvertes.fr/hal-00013737

C. Zeng and E. J. Mccluskey, Finite State Machine Synthesis with Concurrent Error Detection, Proc. International Test Conference, pp.672-679, 1999.

D. Anderson and G. Metze, Design of totally self-checking check circuits for m-out-of-n codes, IEEE Trans. on Computers, vol.22, issue.3, pp.263-269, 1973.

K. Pradhan and J. Stiffler, Error correcting codes and self-checking circuits in fault-tolerant computers, IEEE Computer Magazine, pp.27-37, 1980.
DOI : 10.1109/mc.1980.1653527

S. Etienne, Microwind and Dsch version 3.1. INSA Toulouse, 2006.

P. K. Lala, An Introduction to Logic Circuit Testing, Synthesis Lectures on Digital Circuits and Systems, vol.3, issue.1, pp.1-9, 2009.
DOI : 10.2200/S00149ED1V01Y200808DCS017