J. Abella and A. Gonzalez, On reducing register pressure and energy in multiple-banked register files, Proceedings 21st International Conference on Computer Design, 2003.
DOI : 10.1109/ICCD.2003.1240867

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

T. Austin, SimpleScalar: an infrastructure for computer system modeling, Computer, vol.35, issue.2, pp.59-67, 2002.
DOI : 10.1109/2.982917

R. Balasubramonian, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, MICRO-33, 2000.
DOI : 10.1109/micro.2000.898075

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

G. Blaauw and F. Brooks-jr, The structure of SYSTEM/360: Part I?Outline of the logical structure, IBM Systems Journal, vol.3, issue.2, 1964.
DOI : 10.1147/sj.32.0118

C. Dubach, A Predictive Model for Dynamic Microarchitectural Adaptivity Control, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010.
DOI : 10.1109/MICRO.2010.14

D. Folegnani and A. Gonz´alez, Energy-effective issue logic, ISCA, 2001.
DOI : 10.1145/384285.379266

R. Gonzalez and M. Horowitz, Energy dissipation in general purpose microprocessors, IEEE Journal of Solid-State Circuits, vol.31, issue.9, pp.1277-1284, 1996.
DOI : 10.1109/4.535411

K. Hoste and L. Eeckhout, Microarchitecture-Independent Workload Characterization, IEEE Micro, vol.27, issue.3, pp.63-72, 2007.
DOI : 10.1109/MM.2007.56

C. J. Hughes, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34, 2001.
DOI : 10.1109/MICRO.2001.991123

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

E. Ipek, Core fusion: accommodating software diversity in chip multiprocessors, ISCA, 2007.

E. Ipek, Efficiently exploring architectural design spaces via predictive modeling, ASPLOS-XII, 2006.

V. Kontorinis, A. Shayan, and D. M. Tullsen, Reducing peak power with a tabledriven adaptive processor core, MICRO-42, 2009.
DOI : 10.1145/1669112.1669137

F. Liu, Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance, HPCA, 2010.

G. Mariani, An industrial design space exploration framework for supporting runtime resource management on multi-core systems, DATE, 2010.
DOI : 10.1109/date.2010.5457211

J. R. Quinlan, Learning with continuous classes, AI, 1992.