A Many-core Parallelizing Processor

Katarzyna Porada 1 Bernard Goossens 1
1 DALI - Digits, Architectures et Logiciels Informatiques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier, UPVD - Université de Perpignan Via Domitia
Abstract : This paper presents a new many-core processor design to parallelize by hardware. The parallel run is built from a deterministic parallelization of the sequential trace, hence inheriting its order. The code pieces are distributed according to the sequential order in a way which favors neighbor cores communications. The ordered placement simplifies the processor interconnect and the memory sharing. The paper presents a VHDL implementation of a 64-core version of the processor. The synthesized prototype proves that the automatic parallelization technique works and the speed and size of the synthesis show that the design is scalable.
Document type :
Reports
Liste complète des métadonnées

Cited literature [4 references]  Display  Hide  Download

https://hal.inria.fr/hal-01558374
Contributor : Katarzyna Porada <>
Submitted on : Friday, July 7, 2017 - 3:19:00 PM
Last modification on : Thursday, February 7, 2019 - 5:16:45 PM
Document(s) archivé(s) le : Wednesday, January 24, 2018 - 7:03:11 AM

File

Technical_report.pdf
Files produced by the author(s)

Licence


Copyright

Identifiers

  • HAL Id : hal-01558374, version 1

Collections

Citation

Katarzyna Porada, Bernard Goossens. A Many-core Parallelizing Processor . [Technical Report] Université de Perpignan Via Domita. 2017. ⟨hal-01558374⟩

Share

Metrics

Record views

151

Files downloads

157